Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : dmagrp_status

Description

Register 5 (Status Register)

The Status register contains all status bits that the DMA reports to the host. The Software driver reads this register during an interrupt service routine or polling. Most of the fields in this register cause the host to be interrupted. The bits of this register are not cleared when read. Writing 1'b1 to (unreserved) Bits[16:0] of this register clears these bits and writing 1'b0 has no effect. Each field (Bits[16:0]) can be masked by masking the appropriate bit in Register 7 (Interrupt Enable Register).

Register Layout

Bits Access Reset Description
[0] RW 0x0 ALT_EMAC_DMA_STAT_TI
[1] RW 0x0 ALT_EMAC_DMA_STAT_TPS
[2] RW 0x0 ALT_EMAC_DMA_STAT_TU
[3] RW 0x0 ALT_EMAC_DMA_STAT_TJT
[4] RW 0x0 ALT_EMAC_DMA_STAT_OVF
[5] RW 0x0 ALT_EMAC_DMA_STAT_UNF
[6] RW 0x0 ALT_EMAC_DMA_STAT_RI
[7] RW 0x0 ALT_EMAC_DMA_STAT_RU
[8] RW 0x0 ALT_EMAC_DMA_STAT_RPS
[9] RW 0x0 ALT_EMAC_DMA_STAT_RWT
[10] RW 0x0 ALT_EMAC_DMA_STAT_ETI
[12:11] R 0x0 ALT_EMAC_DMA_STAT_RSVD_12_11
[13] RW 0x0 ALT_EMAC_DMA_STAT_FBI
[14] RW 0x0 ALT_EMAC_DMA_STAT_ERI
[15] RW 0x0 ALT_EMAC_DMA_STAT_AIS
[16] RW 0x0 ALT_EMAC_DMA_STAT_NIS
[19:17] R 0x0 ALT_EMAC_DMA_STAT_RS
[22:20] R 0x0 ALT_EMAC_DMA_STAT_TS
[25:23] R 0x0 ALT_EMAC_DMA_STAT_EB
[26] R 0x0 ALT_EMAC_DMA_STAT_GLI
[27] R 0x0 ALT_EMAC_DMA_STAT_GMI
[28] R 0x0 ALT_EMAC_DMA_STAT_GPI
[29] R 0x0 ALT_EMAC_DMA_STAT_TTI
[30] R 0x0 ALT_EMAC_DMA_STAT_GLPII
[31] R 0x0 ALT_EMAC_DMA_STAT_RSVD_31

Field : ti

Transmit Interrupt

This bit indicates that the frame transmission is complete. When transmission is complete, Bit 31 (OWN) of TDES0 is reset, and the specific frame status information is updated in the descriptor.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_TI_LSB   0
 
#define ALT_EMAC_DMA_STAT_TI_MSB   0
 
#define ALT_EMAC_DMA_STAT_TI_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_TI_SET_MSK   0x00000001
 
#define ALT_EMAC_DMA_STAT_TI_CLR_MSK   0xfffffffe
 
#define ALT_EMAC_DMA_STAT_TI_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_TI_GET(value)   (((value) & 0x00000001) >> 0)
 
#define ALT_EMAC_DMA_STAT_TI_SET(value)   (((value) << 0) & 0x00000001)
 

Field : tps

Transmit Process Stopped

This bit is set when the transmission is stopped.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_TPS_LSB   1
 
#define ALT_EMAC_DMA_STAT_TPS_MSB   1
 
#define ALT_EMAC_DMA_STAT_TPS_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_TPS_SET_MSK   0x00000002
 
#define ALT_EMAC_DMA_STAT_TPS_CLR_MSK   0xfffffffd
 
#define ALT_EMAC_DMA_STAT_TPS_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_TPS_GET(value)   (((value) & 0x00000002) >> 1)
 
#define ALT_EMAC_DMA_STAT_TPS_SET(value)   (((value) << 1) & 0x00000002)
 

Field : tu

Transmit Buffer Unavailable

This bit indicates that the host owns the Next Descriptor in the Transmit List and the DMA cannot acquire it. Transmission is suspended. Bits[22:20] explain the Transmit Process state transitions.

To resume processing Transmit descriptors, the host should change the ownership of the descriptor by setting TDES0[31] and then issue a Transmit Poll Demand command.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_TU_LSB   2
 
#define ALT_EMAC_DMA_STAT_TU_MSB   2
 
#define ALT_EMAC_DMA_STAT_TU_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_TU_SET_MSK   0x00000004
 
#define ALT_EMAC_DMA_STAT_TU_CLR_MSK   0xfffffffb
 
#define ALT_EMAC_DMA_STAT_TU_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_TU_GET(value)   (((value) & 0x00000004) >> 2)
 
#define ALT_EMAC_DMA_STAT_TU_SET(value)   (((value) << 2) & 0x00000004)
 

Field : tjt

Transmit Jabber Timeout

This bit indicates that the Transmit Jabber Timer expired, which happens when the frame size exceeds 2,048 (10,240 bytes when the Jumbo frame is enabled). When the Jabber Timeout occurs, the transmission process is aborted and placed in the Stopped state. This causes the Transmit Jabber Timeout TDES0[14] flag to assert.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_TJT_LSB   3
 
#define ALT_EMAC_DMA_STAT_TJT_MSB   3
 
#define ALT_EMAC_DMA_STAT_TJT_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_TJT_SET_MSK   0x00000008
 
#define ALT_EMAC_DMA_STAT_TJT_CLR_MSK   0xfffffff7
 
#define ALT_EMAC_DMA_STAT_TJT_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_TJT_GET(value)   (((value) & 0x00000008) >> 3)
 
#define ALT_EMAC_DMA_STAT_TJT_SET(value)   (((value) << 3) & 0x00000008)
 

Field : ovf

Receive Overflow

This bit indicates that the Receive Buffer had an Overflow during frame reception. If the partial frame is transferred to the application, the overflow status is set in RDES0[11].

Field Access Macros:

#define ALT_EMAC_DMA_STAT_OVF_LSB   4
 
#define ALT_EMAC_DMA_STAT_OVF_MSB   4
 
#define ALT_EMAC_DMA_STAT_OVF_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_OVF_SET_MSK   0x00000010
 
#define ALT_EMAC_DMA_STAT_OVF_CLR_MSK   0xffffffef
 
#define ALT_EMAC_DMA_STAT_OVF_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_OVF_GET(value)   (((value) & 0x00000010) >> 4)
 
#define ALT_EMAC_DMA_STAT_OVF_SET(value)   (((value) << 4) & 0x00000010)
 

Field : unf

Transmit Underflow

This bit indicates that the Transmit Buffer had an Underflow during frame transmission. Transmission is suspended and an Underflow Error TDES0[1] is set.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_UNF_LSB   5
 
#define ALT_EMAC_DMA_STAT_UNF_MSB   5
 
#define ALT_EMAC_DMA_STAT_UNF_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_UNF_SET_MSK   0x00000020
 
#define ALT_EMAC_DMA_STAT_UNF_CLR_MSK   0xffffffdf
 
#define ALT_EMAC_DMA_STAT_UNF_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_UNF_GET(value)   (((value) & 0x00000020) >> 5)
 
#define ALT_EMAC_DMA_STAT_UNF_SET(value)   (((value) << 5) & 0x00000020)
 

Field : ri

Receive Interrupt

This bit indicates that the frame reception is complete. When reception is complete, the Bit 31 of RDES1 (Disable Interrupt on Completion) is reset in the last Descriptor, and the specific frame status information is updated in the descriptor.

The reception remains in the Running state.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_RI_LSB   6
 
#define ALT_EMAC_DMA_STAT_RI_MSB   6
 
#define ALT_EMAC_DMA_STAT_RI_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_RI_SET_MSK   0x00000040
 
#define ALT_EMAC_DMA_STAT_RI_CLR_MSK   0xffffffbf
 
#define ALT_EMAC_DMA_STAT_RI_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_RI_GET(value)   (((value) & 0x00000040) >> 6)
 
#define ALT_EMAC_DMA_STAT_RI_SET(value)   (((value) << 6) & 0x00000040)
 

Field : ru

Receive Buffer Unavailable

This bit indicates that the host owns the Next Descriptor in the Receive List and the DMA cannot acquire it. The Receive Process is suspended. To resume processing Receive descriptors, the host should change the ownership of the descriptor and issue a Receive Poll Demand command. If no Receive Poll Demand is issued, the Receive Process resumes when the next recognized incoming frame is received. This bit is set only when the previous Receive Descriptor is owned by the DMA.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_RU_LSB   7
 
#define ALT_EMAC_DMA_STAT_RU_MSB   7
 
#define ALT_EMAC_DMA_STAT_RU_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_RU_SET_MSK   0x00000080
 
#define ALT_EMAC_DMA_STAT_RU_CLR_MSK   0xffffff7f
 
#define ALT_EMAC_DMA_STAT_RU_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_RU_GET(value)   (((value) & 0x00000080) >> 7)
 
#define ALT_EMAC_DMA_STAT_RU_SET(value)   (((value) << 7) & 0x00000080)
 

Field : rps

Receive Process Stopped

This bit is asserted when the Receive Process enters the Stopped state.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_RPS_LSB   8
 
#define ALT_EMAC_DMA_STAT_RPS_MSB   8
 
#define ALT_EMAC_DMA_STAT_RPS_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_RPS_SET_MSK   0x00000100
 
#define ALT_EMAC_DMA_STAT_RPS_CLR_MSK   0xfffffeff
 
#define ALT_EMAC_DMA_STAT_RPS_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_RPS_GET(value)   (((value) & 0x00000100) >> 8)
 
#define ALT_EMAC_DMA_STAT_RPS_SET(value)   (((value) << 8) & 0x00000100)
 

Field : rwt

Receive Watchdog Timeout

When set, this bit indicates that the Receive Watchdog Timer expired while receiving the current frame and the current frame is truncated after the watchdog timeout.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_RWT_LSB   9
 
#define ALT_EMAC_DMA_STAT_RWT_MSB   9
 
#define ALT_EMAC_DMA_STAT_RWT_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_RWT_SET_MSK   0x00000200
 
#define ALT_EMAC_DMA_STAT_RWT_CLR_MSK   0xfffffdff
 
#define ALT_EMAC_DMA_STAT_RWT_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_RWT_GET(value)   (((value) & 0x00000200) >> 9)
 
#define ALT_EMAC_DMA_STAT_RWT_SET(value)   (((value) << 9) & 0x00000200)
 

Field : eti

Early Transmit Interrupt

This bit indicates that the frame to be transmitted is fully transferred to the MTL Transmit FIFO.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_ETI_LSB   10
 
#define ALT_EMAC_DMA_STAT_ETI_MSB   10
 
#define ALT_EMAC_DMA_STAT_ETI_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_ETI_SET_MSK   0x00000400
 
#define ALT_EMAC_DMA_STAT_ETI_CLR_MSK   0xfffffbff
 
#define ALT_EMAC_DMA_STAT_ETI_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_ETI_GET(value)   (((value) & 0x00000400) >> 10)
 
#define ALT_EMAC_DMA_STAT_ETI_SET(value)   (((value) << 10) & 0x00000400)
 

Field : reserved_12_11

Reserved

Field Access Macros:

#define ALT_EMAC_DMA_STAT_RSVD_12_11_LSB   11
 
#define ALT_EMAC_DMA_STAT_RSVD_12_11_MSB   12
 
#define ALT_EMAC_DMA_STAT_RSVD_12_11_WIDTH   2
 
#define ALT_EMAC_DMA_STAT_RSVD_12_11_SET_MSK   0x00001800
 
#define ALT_EMAC_DMA_STAT_RSVD_12_11_CLR_MSK   0xffffe7ff
 
#define ALT_EMAC_DMA_STAT_RSVD_12_11_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_RSVD_12_11_GET(value)   (((value) & 0x00001800) >> 11)
 
#define ALT_EMAC_DMA_STAT_RSVD_12_11_SET(value)   (((value) << 11) & 0x00001800)
 

Field : fbi

Fatal Bus Error Interrupt

This bit indicates that a bus error occurred, as described in Bits[25:23]. When this bit is set, the corresponding DMA engine disables all of its bus accesses.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_FBI_LSB   13
 
#define ALT_EMAC_DMA_STAT_FBI_MSB   13
 
#define ALT_EMAC_DMA_STAT_FBI_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_FBI_SET_MSK   0x00002000
 
#define ALT_EMAC_DMA_STAT_FBI_CLR_MSK   0xffffdfff
 
#define ALT_EMAC_DMA_STAT_FBI_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_FBI_GET(value)   (((value) & 0x00002000) >> 13)
 
#define ALT_EMAC_DMA_STAT_FBI_SET(value)   (((value) << 13) & 0x00002000)
 

Field : eri

Early Receive Interrupt

This bit indicates that the DMA filled the first data buffer of the packet. This bit is cleared when the software writes 1 to this bit or Bit 6 (RI) of this register is set (whichever occurs earlier).

Field Access Macros:

#define ALT_EMAC_DMA_STAT_ERI_LSB   14
 
#define ALT_EMAC_DMA_STAT_ERI_MSB   14
 
#define ALT_EMAC_DMA_STAT_ERI_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_ERI_SET_MSK   0x00004000
 
#define ALT_EMAC_DMA_STAT_ERI_CLR_MSK   0xffffbfff
 
#define ALT_EMAC_DMA_STAT_ERI_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_ERI_GET(value)   (((value) & 0x00004000) >> 14)
 
#define ALT_EMAC_DMA_STAT_ERI_SET(value)   (((value) << 14) & 0x00004000)
 

Field : ais

Abnormal Interrupt Summary

Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in Register 7 (Interrupt Enable Register):

  • Register 5[1]: Transmit Process Stopped
  • Register 5[3]: Transmit Jabber Timeout
  • Register 5[4]: Receive FIFO Overflow
  • Register 5[5]: Transmit Underflow
  • Register 5[7]: Receive Buffer Unavailable
  • Register 5[8]: Receive Process Stopped
  • Register 5[9]: Receive Watchdog Timeout
  • Register 5[10]: Early Transmit Interrupt
  • Register 5[13]: Fatal Bus Error

Only unmasked bits affect the Abnormal Interrupt Summary bit.

This is a sticky bit and must be cleared each time a corresponding bit, which causes AIS to be set, is cleared.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_AIS_LSB   15
 
#define ALT_EMAC_DMA_STAT_AIS_MSB   15
 
#define ALT_EMAC_DMA_STAT_AIS_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_AIS_SET_MSK   0x00008000
 
#define ALT_EMAC_DMA_STAT_AIS_CLR_MSK   0xffff7fff
 
#define ALT_EMAC_DMA_STAT_AIS_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_AIS_GET(value)   (((value) & 0x00008000) >> 15)
 
#define ALT_EMAC_DMA_STAT_AIS_SET(value)   (((value) << 15) & 0x00008000)
 

Field : nis

Normal Interrupt Summary

Normal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in Register 7 (Interrupt Enable Register):

  • Register 5[0]: Transmit Interrupt
  • Register 5[2]: Transmit Buffer Unavailable
  • Register 5[6]: Receive Interrupt
  • Register 5[14]: Early Receive Interrupt

Only unmasked bits (interrupts for which interrupt enable is set in Register 7) affect the Normal Interrupt Summary bit.

This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit, which causes NIS to be set, is cleared.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_NIS_LSB   16
 
#define ALT_EMAC_DMA_STAT_NIS_MSB   16
 
#define ALT_EMAC_DMA_STAT_NIS_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_NIS_SET_MSK   0x00010000
 
#define ALT_EMAC_DMA_STAT_NIS_CLR_MSK   0xfffeffff
 
#define ALT_EMAC_DMA_STAT_NIS_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_NIS_GET(value)   (((value) & 0x00010000) >> 16)
 
#define ALT_EMAC_DMA_STAT_NIS_SET(value)   (((value) << 16) & 0x00010000)
 

Field : rs

Received Process State

This field indicates the Receive DMA FSM state. This field does not generate an interrupt.

  • 3'b000: Stopped: Reset or Stop Receive Command issued
  • 3'b001: Running: Fetching Receive Transfer Descriptor
  • 3'b010: Reserved for future use
  • 3'b011: Running: Waiting for receive packet
  • 3'b100: Suspended: Receive Descriptor Unavailable
  • 3'b101: Running: Closing Receive Descriptor
  • 3'b110: TIME_STAMP write state
  • 3'b111: Running: Transferring the receive packet data from receive buffer to host memory

Field Enumeration Values:

Enum | Value | Description :----------------------------------------------------------------------—|:---—|:---------— ALT_EMAC_DMA_STAT_RS_E_STOPPED | 0x0 | ALT_EMAC_DMA_STAT_RS_E_RUNFETCH | 0x1 | ALT_EMAC_DMA_STAT_RS_E_RESERVE | 0x2 | ALT_EMAC_DMA_STAT_RS_E_RUNWAIT | 0x3 | ALT_EMAC_DMA_STAT_RS_E_SUSPEND | 0x4 | ALT_EMAC_DMA_STAT_RS_E_RUNCLOSE | 0x5 | ALT_EMAC_DMA_STAT_RS_E_TIMESTMP | 0x6 | ALT_EMAC_DMA_STAT_RS_E_RUNTRANS | 0x7 |

Field Access Macros:

#define ALT_EMAC_DMA_STAT_RS_E_STOPPED   0x0
 
#define ALT_EMAC_DMA_STAT_RS_E_RUNFETCH   0x1
 
#define ALT_EMAC_DMA_STAT_RS_E_RESERVE   0x2
 
#define ALT_EMAC_DMA_STAT_RS_E_RUNWAIT   0x3
 
#define ALT_EMAC_DMA_STAT_RS_E_SUSPEND   0x4
 
#define ALT_EMAC_DMA_STAT_RS_E_RUNCLOSE   0x5
 
#define ALT_EMAC_DMA_STAT_RS_E_TIMESTMP   0x6
 
#define ALT_EMAC_DMA_STAT_RS_E_RUNTRANS   0x7
 
#define ALT_EMAC_DMA_STAT_RS_LSB   17
 
#define ALT_EMAC_DMA_STAT_RS_MSB   19
 
#define ALT_EMAC_DMA_STAT_RS_WIDTH   3
 
#define ALT_EMAC_DMA_STAT_RS_SET_MSK   0x000e0000
 
#define ALT_EMAC_DMA_STAT_RS_CLR_MSK   0xfff1ffff
 
#define ALT_EMAC_DMA_STAT_RS_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_RS_GET(value)   (((value) & 0x000e0000) >> 17)
 
#define ALT_EMAC_DMA_STAT_RS_SET(value)   (((value) << 17) & 0x000e0000)
 

Field : ts

Transmit Process State

This field indicates the Transmit DMA FSM state. This field does not generate an interrupt.

  • 3'b000: Stopped; Reset or Stop Transmit Command issued
  • 3'b001: Running; Fetching Transmit Transfer Descriptor
  • 3'b010: Running; Waiting for status
  • 3'b011: Running; Reading Data from host memory buffer and queuing it to transmit buffer (Tx FIFO)
  • 3'b100: TIME_STAMP write state
  • 3'b101: Reserved for future use
  • 3'b110: Suspended; Transmit Descriptor Unavailable or Transmit Buffer Underflow
  • 3'b111: Running; Closing Transmit Descriptor

Field Enumeration Values:

Enum | Value | Description :----------------------------------------------------------------------—|:---—|:---------— ALT_EMAC_DMA_STAT_TS_E_STOPPED | 0x0 | ALT_EMAC_DMA_STAT_TS_E_RUNFETCH | 0x1 | ALT_EMAC_DMA_STAT_TS_E_RUNWAIT | 0x2 | ALT_EMAC_DMA_STAT_TS_E_RUNRD | 0x3 | ALT_EMAC_DMA_STAT_TS_E_TIMESTMP | 0x4 | ALT_EMAC_DMA_STAT_TS_E_RESERVE | 0x5 | ALT_EMAC_DMA_STAT_TS_E_SUSPTX | 0x6 | ALT_EMAC_DMA_STAT_TS_E_RUNCLOSE | 0x7 |

Field Access Macros:

#define ALT_EMAC_DMA_STAT_TS_E_STOPPED   0x0
 
#define ALT_EMAC_DMA_STAT_TS_E_RUNFETCH   0x1
 
#define ALT_EMAC_DMA_STAT_TS_E_RUNWAIT   0x2
 
#define ALT_EMAC_DMA_STAT_TS_E_RUNRD   0x3
 
#define ALT_EMAC_DMA_STAT_TS_E_TIMESTMP   0x4
 
#define ALT_EMAC_DMA_STAT_TS_E_RESERVE   0x5
 
#define ALT_EMAC_DMA_STAT_TS_E_SUSPTX   0x6
 
#define ALT_EMAC_DMA_STAT_TS_E_RUNCLOSE   0x7
 
#define ALT_EMAC_DMA_STAT_TS_LSB   20
 
#define ALT_EMAC_DMA_STAT_TS_MSB   22
 
#define ALT_EMAC_DMA_STAT_TS_WIDTH   3
 
#define ALT_EMAC_DMA_STAT_TS_SET_MSK   0x00700000
 
#define ALT_EMAC_DMA_STAT_TS_CLR_MSK   0xff8fffff
 
#define ALT_EMAC_DMA_STAT_TS_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_TS_GET(value)   (((value) & 0x00700000) >> 20)
 
#define ALT_EMAC_DMA_STAT_TS_SET(value)   (((value) << 20) & 0x00700000)
 

Field : eb

Error Bits

This field indicates the type of error that caused a Bus Error, for example, error response on the AHB or AXI interface. This field is valid only when Bit 13 (FBI) is set. This field does not generate an interrupt.

  • 0 0 0: Error during Rx DMA Write Data Transfer
  • 0 1 1: Error during Tx DMA Read Data Transfer
  • 1 0 0: Error during Rx DMA Descriptor Write Access
  • 1 0 1: Error during Tx DMA Descriptor Write Access
  • 1 1 0: Error during Rx DMA Descriptor Read Access
  • 1 1 1: Error during Tx DMA Descriptor Read Access

Note: 001 and 010 are reserved.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_EB_LSB   23
 
#define ALT_EMAC_DMA_STAT_EB_MSB   25
 
#define ALT_EMAC_DMA_STAT_EB_WIDTH   3
 
#define ALT_EMAC_DMA_STAT_EB_SET_MSK   0x03800000
 
#define ALT_EMAC_DMA_STAT_EB_CLR_MSK   0xfc7fffff
 
#define ALT_EMAC_DMA_STAT_EB_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_EB_GET(value)   (((value) & 0x03800000) >> 23)
 
#define ALT_EMAC_DMA_STAT_EB_SET(value)   (((value) << 23) & 0x03800000)
 

Field : gli

GMAC Line interface Interrupt

When set, this bit reflects any of the following interrupt events in the DWC_gmac

interfaces (if present and enabled in your configuration):

  • PCS (TBI, RTBI, or SGMII): Link change or auto-negotiation complete event
  • SMII or RGMII: Link change event
  • General Purpose Input Status (GPIS): Any LL or LH event on the gpi_i input ports

To identify the exact cause of the interrupt, the software must first read Bit 11 and Bits[2:0] of Register 14 (Interrupt Status Register) and then to clear the source of interrupt (which also clears the GLI interrupt), read any of the following corresponding registers:

  • PCS (TBI, RTBI, or SGMII): Register 49 (AN Status Register)
  • SMII or RGMII: Register 54 (SGMII/RGMII/SMII Status Register)
  • General Purpose Input (GPI): Register 56 (General Purpose IO Register)

The interrupt signal from the DWC_gmac subsystem (sbd_intr_o) is high when this bit is high.

Field Enumeration Values:

Enum | Value | Description :----------------------------------------------------------------------------—|:---—|:---------— ALT_EMAC_DMA_STAT_GLI_E_NOINTERRUP | 0x0 | ALT_EMAC_DMA_STAT_GLI_E_INTERRUP | 0x1 |

Field Access Macros:

#define ALT_EMAC_DMA_STAT_GLI_E_NOINTERRUP   0x0
 
#define ALT_EMAC_DMA_STAT_GLI_E_INTERRUP   0x1
 
#define ALT_EMAC_DMA_STAT_GLI_LSB   26
 
#define ALT_EMAC_DMA_STAT_GLI_MSB   26
 
#define ALT_EMAC_DMA_STAT_GLI_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_GLI_SET_MSK   0x04000000
 
#define ALT_EMAC_DMA_STAT_GLI_CLR_MSK   0xfbffffff
 
#define ALT_EMAC_DMA_STAT_GLI_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_GLI_GET(value)   (((value) & 0x04000000) >> 26)
 
#define ALT_EMAC_DMA_STAT_GLI_SET(value)   (((value) << 26) & 0x04000000)
 

Field : gmi

GMAC MMC Interrupt

This bit reflects an interrupt event in the MMC module of the DWC_gmac. The software must read the corresponding registers in the DWC_gmac to get the exact cause of interrupt and clear the source of interrupt to make this bit as 1'b0. The interrupt signal from the DWC_gmac subsystem (sbd_intr_o) is high when this bit is high.

This bit is applicable only when the MAC Management Counters (MMC) are enabled. Otherwise, this bit is reserved.

Field Enumeration Values:

Enum | Value | Description :----------------------------------------------------------------------------—|:---—|:---------— ALT_EMAC_DMA_STAT_GMI_E_NOINTERRUP | 0x0 | ALT_EMAC_DMA_STAT_GMI_E_INTERRUP | 0x1 |

Field Access Macros:

#define ALT_EMAC_DMA_STAT_GMI_E_NOINTERRUP   0x0
 
#define ALT_EMAC_DMA_STAT_GMI_E_INTERRUP   0x1
 
#define ALT_EMAC_DMA_STAT_GMI_LSB   27
 
#define ALT_EMAC_DMA_STAT_GMI_MSB   27
 
#define ALT_EMAC_DMA_STAT_GMI_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_GMI_SET_MSK   0x08000000
 
#define ALT_EMAC_DMA_STAT_GMI_CLR_MSK   0xf7ffffff
 
#define ALT_EMAC_DMA_STAT_GMI_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_GMI_GET(value)   (((value) & 0x08000000) >> 27)
 
#define ALT_EMAC_DMA_STAT_GMI_SET(value)   (((value) << 27) & 0x08000000)
 

Field : gpi

GMAC PMT Interrupt

This bit indicates an interrupt event in the PMT module of the DWC_gmac. The software must read the PMT Control and Status Register in the MAC to get the exact cause of interrupt and clear its source to reset this bit to 1'b0. The interrupt signal from the DWC_gmac subsystem (sbd_intr_o) is high when this bit is high.

This bit is applicable only when the Power Management feature is enabled. Otherwise, this bit is reserved.

Note: The GPI and pmt_intr_o interrupts are generated in different clock domains.

Field Access Macros:

#define ALT_EMAC_DMA_STAT_GPI_LSB   28
 
#define ALT_EMAC_DMA_STAT_GPI_MSB   28
 
#define ALT_EMAC_DMA_STAT_GPI_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_GPI_SET_MSK   0x10000000
 
#define ALT_EMAC_DMA_STAT_GPI_CLR_MSK   0xefffffff
 
#define ALT_EMAC_DMA_STAT_GPI_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_GPI_GET(value)   (((value) & 0x10000000) >> 28)
 
#define ALT_EMAC_DMA_STAT_GPI_SET(value)   (((value) << 28) & 0x10000000)
 

Field : tti

Timestamp Trigger Interrupt

This bit indicates an interrupt event in the Timestamp Generator block of DWC_gmac. The software must read the corresponding registers in the DWC_gmac to get the exact cause of interrupt and clear its source to reset this bit to 1'b0. When this bit is high, the interrupt signal from the DWC_gmac subsystem (sbd_intr_o) is high.

This bit is applicable only when the IEEE 1588 Timestamp feature is enabled. Otherwise, this bit is reserved.

Field Enumeration Values:

Enum | Value | Description :----------------------------------------------------------------------------—|:---—|:---------— ALT_EMAC_DMA_STAT_TTI_E_NOINTERRUP | 0x0 | ALT_EMAC_DMA_STAT_TTI_E_INTERRUP | 0x1 |

Field Access Macros:

#define ALT_EMAC_DMA_STAT_TTI_E_NOINTERRUP   0x0
 
#define ALT_EMAC_DMA_STAT_TTI_E_INTERRUP   0x1
 
#define ALT_EMAC_DMA_STAT_TTI_LSB   29
 
#define ALT_EMAC_DMA_STAT_TTI_MSB   29
 
#define ALT_EMAC_DMA_STAT_TTI_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_TTI_SET_MSK   0x20000000
 
#define ALT_EMAC_DMA_STAT_TTI_CLR_MSK   0xdfffffff
 
#define ALT_EMAC_DMA_STAT_TTI_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_TTI_GET(value)   (((value) & 0x20000000) >> 29)
 
#define ALT_EMAC_DMA_STAT_TTI_SET(value)   (((value) << 29) & 0x20000000)
 

Field : glpii

GMAC LPI Interrupt (for Channel 0)

This bit indicates an interrupt event in the LPI logic of the DWC_gmac. To reset this bit to 1'b0, the software must read the corresponding registers in the DWC_gmac to get the exact cause of the interrupt and clear its source.

Note: GLPII status is given only in Channel 0 DMA register and is applicable only when the Energy Efficient Ethernet feature is enabled. Otherwise, this bit is reserved.When this bit is high, the interrupt signal from the MAC (sbd_intr_o) is high.

Field Enumeration Values:

Enum | Value | Description :--------------------------------------------------------------------------------—|:---—|:---------— ALT_EMAC_DMA_STAT_GLPII_E_NOINTERRUP | 0x0 | ALT_EMAC_DMA_STAT_GLPII_E_INTERRUP | 0x1 |

Field Access Macros:

#define ALT_EMAC_DMA_STAT_GLPII_E_NOINTERRUP   0x0
 
#define ALT_EMAC_DMA_STAT_GLPII_E_INTERRUP   0x1
 
#define ALT_EMAC_DMA_STAT_GLPII_LSB   30
 
#define ALT_EMAC_DMA_STAT_GLPII_MSB   30
 
#define ALT_EMAC_DMA_STAT_GLPII_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_GLPII_SET_MSK   0x40000000
 
#define ALT_EMAC_DMA_STAT_GLPII_CLR_MSK   0xbfffffff
 
#define ALT_EMAC_DMA_STAT_GLPII_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_GLPII_GET(value)   (((value) & 0x40000000) >> 30)
 
#define ALT_EMAC_DMA_STAT_GLPII_SET(value)   (((value) << 30) & 0x40000000)
 

Field : reserved_31

Reserved

Field Access Macros:

#define ALT_EMAC_DMA_STAT_RSVD_31_LSB   31
 
#define ALT_EMAC_DMA_STAT_RSVD_31_MSB   31
 
#define ALT_EMAC_DMA_STAT_RSVD_31_WIDTH   1
 
#define ALT_EMAC_DMA_STAT_RSVD_31_SET_MSK   0x80000000
 
#define ALT_EMAC_DMA_STAT_RSVD_31_CLR_MSK   0x7fffffff
 
#define ALT_EMAC_DMA_STAT_RSVD_31_RESET   0x0
 
#define ALT_EMAC_DMA_STAT_RSVD_31_GET(value)   (((value) & 0x80000000) >> 31)
 
#define ALT_EMAC_DMA_STAT_RSVD_31_SET(value)   (((value) << 31) & 0x80000000)
 

Data Structures

struct  ALT_EMAC_DMA_STAT_s
 

Macros

#define ALT_EMAC_DMA_STAT_RESET   0x00000000
 
#define ALT_EMAC_DMA_STAT_OFST   0x1014
 
#define ALT_EMAC_DMA_STAT_ADDR(base)   ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_EMAC_DMA_STAT_OFST))
 

Typedefs

typedef struct ALT_EMAC_DMA_STAT_s ALT_EMAC_DMA_STAT_t
 

Data Structure Documentation

struct ALT_EMAC_DMA_STAT_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_EMAC_DMA_STAT.

Data Fields
uint32_t ti: 1 ALT_EMAC_DMA_STAT_TI
uint32_t tps: 1 ALT_EMAC_DMA_STAT_TPS
uint32_t tu: 1 ALT_EMAC_DMA_STAT_TU
uint32_t tjt: 1 ALT_EMAC_DMA_STAT_TJT
uint32_t ovf: 1 ALT_EMAC_DMA_STAT_OVF
uint32_t unf: 1 ALT_EMAC_DMA_STAT_UNF
uint32_t ri: 1 ALT_EMAC_DMA_STAT_RI
uint32_t ru: 1 ALT_EMAC_DMA_STAT_RU
uint32_t rps: 1 ALT_EMAC_DMA_STAT_RPS
uint32_t rwt: 1 ALT_EMAC_DMA_STAT_RWT
uint32_t eti: 1 ALT_EMAC_DMA_STAT_ETI
const uint32_t reserved_12_11: 2 ALT_EMAC_DMA_STAT_RSVD_12_11
uint32_t fbi: 1 ALT_EMAC_DMA_STAT_FBI
uint32_t eri: 1 ALT_EMAC_DMA_STAT_ERI
uint32_t ais: 1 ALT_EMAC_DMA_STAT_AIS
uint32_t nis: 1 ALT_EMAC_DMA_STAT_NIS
const uint32_t rs: 3 ALT_EMAC_DMA_STAT_RS
const uint32_t ts: 3 ALT_EMAC_DMA_STAT_TS
const uint32_t eb: 3 ALT_EMAC_DMA_STAT_EB
const uint32_t gli: 1 ALT_EMAC_DMA_STAT_GLI
const uint32_t gmi: 1 ALT_EMAC_DMA_STAT_GMI
const uint32_t gpi: 1 ALT_EMAC_DMA_STAT_GPI
const uint32_t tti: 1 ALT_EMAC_DMA_STAT_TTI
const uint32_t glpii: 1 ALT_EMAC_DMA_STAT_GLPII
const uint32_t reserved_31: 1 ALT_EMAC_DMA_STAT_RSVD_31

Macro Definitions

#define ALT_EMAC_DMA_STAT_TI_LSB   0

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_TI register field.

#define ALT_EMAC_DMA_STAT_TI_MSB   0

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_TI register field.

#define ALT_EMAC_DMA_STAT_TI_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_TI register field.

#define ALT_EMAC_DMA_STAT_TI_SET_MSK   0x00000001

The mask used to set the ALT_EMAC_DMA_STAT_TI register field value.

#define ALT_EMAC_DMA_STAT_TI_CLR_MSK   0xfffffffe

The mask used to clear the ALT_EMAC_DMA_STAT_TI register field value.

#define ALT_EMAC_DMA_STAT_TI_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_TI register field.

#define ALT_EMAC_DMA_STAT_TI_GET (   value)    (((value) & 0x00000001) >> 0)

Extracts the ALT_EMAC_DMA_STAT_TI field value from a register.

#define ALT_EMAC_DMA_STAT_TI_SET (   value)    (((value) << 0) & 0x00000001)

Produces a ALT_EMAC_DMA_STAT_TI register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_TPS_LSB   1

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_TPS register field.

#define ALT_EMAC_DMA_STAT_TPS_MSB   1

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_TPS register field.

#define ALT_EMAC_DMA_STAT_TPS_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_TPS register field.

#define ALT_EMAC_DMA_STAT_TPS_SET_MSK   0x00000002

The mask used to set the ALT_EMAC_DMA_STAT_TPS register field value.

#define ALT_EMAC_DMA_STAT_TPS_CLR_MSK   0xfffffffd

The mask used to clear the ALT_EMAC_DMA_STAT_TPS register field value.

#define ALT_EMAC_DMA_STAT_TPS_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_TPS register field.

#define ALT_EMAC_DMA_STAT_TPS_GET (   value)    (((value) & 0x00000002) >> 1)

Extracts the ALT_EMAC_DMA_STAT_TPS field value from a register.

#define ALT_EMAC_DMA_STAT_TPS_SET (   value)    (((value) << 1) & 0x00000002)

Produces a ALT_EMAC_DMA_STAT_TPS register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_TU_LSB   2

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_TU register field.

#define ALT_EMAC_DMA_STAT_TU_MSB   2

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_TU register field.

#define ALT_EMAC_DMA_STAT_TU_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_TU register field.

#define ALT_EMAC_DMA_STAT_TU_SET_MSK   0x00000004

The mask used to set the ALT_EMAC_DMA_STAT_TU register field value.

#define ALT_EMAC_DMA_STAT_TU_CLR_MSK   0xfffffffb

The mask used to clear the ALT_EMAC_DMA_STAT_TU register field value.

#define ALT_EMAC_DMA_STAT_TU_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_TU register field.

#define ALT_EMAC_DMA_STAT_TU_GET (   value)    (((value) & 0x00000004) >> 2)

Extracts the ALT_EMAC_DMA_STAT_TU field value from a register.

#define ALT_EMAC_DMA_STAT_TU_SET (   value)    (((value) << 2) & 0x00000004)

Produces a ALT_EMAC_DMA_STAT_TU register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_TJT_LSB   3

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_TJT register field.

#define ALT_EMAC_DMA_STAT_TJT_MSB   3

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_TJT register field.

#define ALT_EMAC_DMA_STAT_TJT_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_TJT register field.

#define ALT_EMAC_DMA_STAT_TJT_SET_MSK   0x00000008

The mask used to set the ALT_EMAC_DMA_STAT_TJT register field value.

#define ALT_EMAC_DMA_STAT_TJT_CLR_MSK   0xfffffff7

The mask used to clear the ALT_EMAC_DMA_STAT_TJT register field value.

#define ALT_EMAC_DMA_STAT_TJT_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_TJT register field.

#define ALT_EMAC_DMA_STAT_TJT_GET (   value)    (((value) & 0x00000008) >> 3)

Extracts the ALT_EMAC_DMA_STAT_TJT field value from a register.

#define ALT_EMAC_DMA_STAT_TJT_SET (   value)    (((value) << 3) & 0x00000008)

Produces a ALT_EMAC_DMA_STAT_TJT register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_OVF_LSB   4

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_OVF register field.

#define ALT_EMAC_DMA_STAT_OVF_MSB   4

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_OVF register field.

#define ALT_EMAC_DMA_STAT_OVF_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_OVF register field.

#define ALT_EMAC_DMA_STAT_OVF_SET_MSK   0x00000010

The mask used to set the ALT_EMAC_DMA_STAT_OVF register field value.

#define ALT_EMAC_DMA_STAT_OVF_CLR_MSK   0xffffffef

The mask used to clear the ALT_EMAC_DMA_STAT_OVF register field value.

#define ALT_EMAC_DMA_STAT_OVF_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_OVF register field.

#define ALT_EMAC_DMA_STAT_OVF_GET (   value)    (((value) & 0x00000010) >> 4)

Extracts the ALT_EMAC_DMA_STAT_OVF field value from a register.

#define ALT_EMAC_DMA_STAT_OVF_SET (   value)    (((value) << 4) & 0x00000010)

Produces a ALT_EMAC_DMA_STAT_OVF register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_UNF_LSB   5

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_UNF register field.

#define ALT_EMAC_DMA_STAT_UNF_MSB   5

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_UNF register field.

#define ALT_EMAC_DMA_STAT_UNF_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_UNF register field.

#define ALT_EMAC_DMA_STAT_UNF_SET_MSK   0x00000020

The mask used to set the ALT_EMAC_DMA_STAT_UNF register field value.

#define ALT_EMAC_DMA_STAT_UNF_CLR_MSK   0xffffffdf

The mask used to clear the ALT_EMAC_DMA_STAT_UNF register field value.

#define ALT_EMAC_DMA_STAT_UNF_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_UNF register field.

#define ALT_EMAC_DMA_STAT_UNF_GET (   value)    (((value) & 0x00000020) >> 5)

Extracts the ALT_EMAC_DMA_STAT_UNF field value from a register.

#define ALT_EMAC_DMA_STAT_UNF_SET (   value)    (((value) << 5) & 0x00000020)

Produces a ALT_EMAC_DMA_STAT_UNF register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_RI_LSB   6

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_RI register field.

#define ALT_EMAC_DMA_STAT_RI_MSB   6

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_RI register field.

#define ALT_EMAC_DMA_STAT_RI_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_RI register field.

#define ALT_EMAC_DMA_STAT_RI_SET_MSK   0x00000040

The mask used to set the ALT_EMAC_DMA_STAT_RI register field value.

#define ALT_EMAC_DMA_STAT_RI_CLR_MSK   0xffffffbf

The mask used to clear the ALT_EMAC_DMA_STAT_RI register field value.

#define ALT_EMAC_DMA_STAT_RI_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_RI register field.

#define ALT_EMAC_DMA_STAT_RI_GET (   value)    (((value) & 0x00000040) >> 6)

Extracts the ALT_EMAC_DMA_STAT_RI field value from a register.

#define ALT_EMAC_DMA_STAT_RI_SET (   value)    (((value) << 6) & 0x00000040)

Produces a ALT_EMAC_DMA_STAT_RI register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_RU_LSB   7

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_RU register field.

#define ALT_EMAC_DMA_STAT_RU_MSB   7

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_RU register field.

#define ALT_EMAC_DMA_STAT_RU_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_RU register field.

#define ALT_EMAC_DMA_STAT_RU_SET_MSK   0x00000080

The mask used to set the ALT_EMAC_DMA_STAT_RU register field value.

#define ALT_EMAC_DMA_STAT_RU_CLR_MSK   0xffffff7f

The mask used to clear the ALT_EMAC_DMA_STAT_RU register field value.

#define ALT_EMAC_DMA_STAT_RU_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_RU register field.

#define ALT_EMAC_DMA_STAT_RU_GET (   value)    (((value) & 0x00000080) >> 7)

Extracts the ALT_EMAC_DMA_STAT_RU field value from a register.

#define ALT_EMAC_DMA_STAT_RU_SET (   value)    (((value) << 7) & 0x00000080)

Produces a ALT_EMAC_DMA_STAT_RU register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_RPS_LSB   8

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_RPS register field.

#define ALT_EMAC_DMA_STAT_RPS_MSB   8

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_RPS register field.

#define ALT_EMAC_DMA_STAT_RPS_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_RPS register field.

#define ALT_EMAC_DMA_STAT_RPS_SET_MSK   0x00000100

The mask used to set the ALT_EMAC_DMA_STAT_RPS register field value.

#define ALT_EMAC_DMA_STAT_RPS_CLR_MSK   0xfffffeff

The mask used to clear the ALT_EMAC_DMA_STAT_RPS register field value.

#define ALT_EMAC_DMA_STAT_RPS_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_RPS register field.

#define ALT_EMAC_DMA_STAT_RPS_GET (   value)    (((value) & 0x00000100) >> 8)

Extracts the ALT_EMAC_DMA_STAT_RPS field value from a register.

#define ALT_EMAC_DMA_STAT_RPS_SET (   value)    (((value) << 8) & 0x00000100)

Produces a ALT_EMAC_DMA_STAT_RPS register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_RWT_LSB   9

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_RWT register field.

#define ALT_EMAC_DMA_STAT_RWT_MSB   9

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_RWT register field.

#define ALT_EMAC_DMA_STAT_RWT_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_RWT register field.

#define ALT_EMAC_DMA_STAT_RWT_SET_MSK   0x00000200

The mask used to set the ALT_EMAC_DMA_STAT_RWT register field value.

#define ALT_EMAC_DMA_STAT_RWT_CLR_MSK   0xfffffdff

The mask used to clear the ALT_EMAC_DMA_STAT_RWT register field value.

#define ALT_EMAC_DMA_STAT_RWT_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_RWT register field.

#define ALT_EMAC_DMA_STAT_RWT_GET (   value)    (((value) & 0x00000200) >> 9)

Extracts the ALT_EMAC_DMA_STAT_RWT field value from a register.

#define ALT_EMAC_DMA_STAT_RWT_SET (   value)    (((value) << 9) & 0x00000200)

Produces a ALT_EMAC_DMA_STAT_RWT register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_ETI_LSB   10

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_ETI register field.

#define ALT_EMAC_DMA_STAT_ETI_MSB   10

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_ETI register field.

#define ALT_EMAC_DMA_STAT_ETI_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_ETI register field.

#define ALT_EMAC_DMA_STAT_ETI_SET_MSK   0x00000400

The mask used to set the ALT_EMAC_DMA_STAT_ETI register field value.

#define ALT_EMAC_DMA_STAT_ETI_CLR_MSK   0xfffffbff

The mask used to clear the ALT_EMAC_DMA_STAT_ETI register field value.

#define ALT_EMAC_DMA_STAT_ETI_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_ETI register field.

#define ALT_EMAC_DMA_STAT_ETI_GET (   value)    (((value) & 0x00000400) >> 10)

Extracts the ALT_EMAC_DMA_STAT_ETI field value from a register.

#define ALT_EMAC_DMA_STAT_ETI_SET (   value)    (((value) << 10) & 0x00000400)

Produces a ALT_EMAC_DMA_STAT_ETI register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_RSVD_12_11_LSB   11

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_RSVD_12_11 register field.

#define ALT_EMAC_DMA_STAT_RSVD_12_11_MSB   12

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_RSVD_12_11 register field.

#define ALT_EMAC_DMA_STAT_RSVD_12_11_WIDTH   2

The width in bits of the ALT_EMAC_DMA_STAT_RSVD_12_11 register field.

#define ALT_EMAC_DMA_STAT_RSVD_12_11_SET_MSK   0x00001800

The mask used to set the ALT_EMAC_DMA_STAT_RSVD_12_11 register field value.

#define ALT_EMAC_DMA_STAT_RSVD_12_11_CLR_MSK   0xffffe7ff

The mask used to clear the ALT_EMAC_DMA_STAT_RSVD_12_11 register field value.

#define ALT_EMAC_DMA_STAT_RSVD_12_11_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_RSVD_12_11 register field.

#define ALT_EMAC_DMA_STAT_RSVD_12_11_GET (   value)    (((value) & 0x00001800) >> 11)

Extracts the ALT_EMAC_DMA_STAT_RSVD_12_11 field value from a register.

#define ALT_EMAC_DMA_STAT_RSVD_12_11_SET (   value)    (((value) << 11) & 0x00001800)

Produces a ALT_EMAC_DMA_STAT_RSVD_12_11 register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_FBI_LSB   13

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_FBI register field.

#define ALT_EMAC_DMA_STAT_FBI_MSB   13

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_FBI register field.

#define ALT_EMAC_DMA_STAT_FBI_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_FBI register field.

#define ALT_EMAC_DMA_STAT_FBI_SET_MSK   0x00002000

The mask used to set the ALT_EMAC_DMA_STAT_FBI register field value.

#define ALT_EMAC_DMA_STAT_FBI_CLR_MSK   0xffffdfff

The mask used to clear the ALT_EMAC_DMA_STAT_FBI register field value.

#define ALT_EMAC_DMA_STAT_FBI_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_FBI register field.

#define ALT_EMAC_DMA_STAT_FBI_GET (   value)    (((value) & 0x00002000) >> 13)

Extracts the ALT_EMAC_DMA_STAT_FBI field value from a register.

#define ALT_EMAC_DMA_STAT_FBI_SET (   value)    (((value) << 13) & 0x00002000)

Produces a ALT_EMAC_DMA_STAT_FBI register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_ERI_LSB   14

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_ERI register field.

#define ALT_EMAC_DMA_STAT_ERI_MSB   14

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_ERI register field.

#define ALT_EMAC_DMA_STAT_ERI_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_ERI register field.

#define ALT_EMAC_DMA_STAT_ERI_SET_MSK   0x00004000

The mask used to set the ALT_EMAC_DMA_STAT_ERI register field value.

#define ALT_EMAC_DMA_STAT_ERI_CLR_MSK   0xffffbfff

The mask used to clear the ALT_EMAC_DMA_STAT_ERI register field value.

#define ALT_EMAC_DMA_STAT_ERI_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_ERI register field.

#define ALT_EMAC_DMA_STAT_ERI_GET (   value)    (((value) & 0x00004000) >> 14)

Extracts the ALT_EMAC_DMA_STAT_ERI field value from a register.

#define ALT_EMAC_DMA_STAT_ERI_SET (   value)    (((value) << 14) & 0x00004000)

Produces a ALT_EMAC_DMA_STAT_ERI register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_AIS_LSB   15

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_AIS register field.

#define ALT_EMAC_DMA_STAT_AIS_MSB   15

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_AIS register field.

#define ALT_EMAC_DMA_STAT_AIS_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_AIS register field.

#define ALT_EMAC_DMA_STAT_AIS_SET_MSK   0x00008000

The mask used to set the ALT_EMAC_DMA_STAT_AIS register field value.

#define ALT_EMAC_DMA_STAT_AIS_CLR_MSK   0xffff7fff

The mask used to clear the ALT_EMAC_DMA_STAT_AIS register field value.

#define ALT_EMAC_DMA_STAT_AIS_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_AIS register field.

#define ALT_EMAC_DMA_STAT_AIS_GET (   value)    (((value) & 0x00008000) >> 15)

Extracts the ALT_EMAC_DMA_STAT_AIS field value from a register.

#define ALT_EMAC_DMA_STAT_AIS_SET (   value)    (((value) << 15) & 0x00008000)

Produces a ALT_EMAC_DMA_STAT_AIS register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_NIS_LSB   16

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_NIS register field.

#define ALT_EMAC_DMA_STAT_NIS_MSB   16

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_NIS register field.

#define ALT_EMAC_DMA_STAT_NIS_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_NIS register field.

#define ALT_EMAC_DMA_STAT_NIS_SET_MSK   0x00010000

The mask used to set the ALT_EMAC_DMA_STAT_NIS register field value.

#define ALT_EMAC_DMA_STAT_NIS_CLR_MSK   0xfffeffff

The mask used to clear the ALT_EMAC_DMA_STAT_NIS register field value.

#define ALT_EMAC_DMA_STAT_NIS_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_NIS register field.

#define ALT_EMAC_DMA_STAT_NIS_GET (   value)    (((value) & 0x00010000) >> 16)

Extracts the ALT_EMAC_DMA_STAT_NIS field value from a register.

#define ALT_EMAC_DMA_STAT_NIS_SET (   value)    (((value) << 16) & 0x00010000)

Produces a ALT_EMAC_DMA_STAT_NIS register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_RS_E_STOPPED   0x0

Enumerated value for register field ALT_EMAC_DMA_STAT_RS

#define ALT_EMAC_DMA_STAT_RS_E_RUNFETCH   0x1

Enumerated value for register field ALT_EMAC_DMA_STAT_RS

#define ALT_EMAC_DMA_STAT_RS_E_RESERVE   0x2

Enumerated value for register field ALT_EMAC_DMA_STAT_RS

#define ALT_EMAC_DMA_STAT_RS_E_RUNWAIT   0x3

Enumerated value for register field ALT_EMAC_DMA_STAT_RS

#define ALT_EMAC_DMA_STAT_RS_E_SUSPEND   0x4

Enumerated value for register field ALT_EMAC_DMA_STAT_RS

#define ALT_EMAC_DMA_STAT_RS_E_RUNCLOSE   0x5

Enumerated value for register field ALT_EMAC_DMA_STAT_RS

#define ALT_EMAC_DMA_STAT_RS_E_TIMESTMP   0x6

Enumerated value for register field ALT_EMAC_DMA_STAT_RS

#define ALT_EMAC_DMA_STAT_RS_E_RUNTRANS   0x7

Enumerated value for register field ALT_EMAC_DMA_STAT_RS

#define ALT_EMAC_DMA_STAT_RS_LSB   17

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_RS register field.

#define ALT_EMAC_DMA_STAT_RS_MSB   19

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_RS register field.

#define ALT_EMAC_DMA_STAT_RS_WIDTH   3

The width in bits of the ALT_EMAC_DMA_STAT_RS register field.

#define ALT_EMAC_DMA_STAT_RS_SET_MSK   0x000e0000

The mask used to set the ALT_EMAC_DMA_STAT_RS register field value.

#define ALT_EMAC_DMA_STAT_RS_CLR_MSK   0xfff1ffff

The mask used to clear the ALT_EMAC_DMA_STAT_RS register field value.

#define ALT_EMAC_DMA_STAT_RS_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_RS register field.

#define ALT_EMAC_DMA_STAT_RS_GET (   value)    (((value) & 0x000e0000) >> 17)

Extracts the ALT_EMAC_DMA_STAT_RS field value from a register.

#define ALT_EMAC_DMA_STAT_RS_SET (   value)    (((value) << 17) & 0x000e0000)

Produces a ALT_EMAC_DMA_STAT_RS register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_TS_E_STOPPED   0x0

Enumerated value for register field ALT_EMAC_DMA_STAT_TS

#define ALT_EMAC_DMA_STAT_TS_E_RUNFETCH   0x1

Enumerated value for register field ALT_EMAC_DMA_STAT_TS

#define ALT_EMAC_DMA_STAT_TS_E_RUNWAIT   0x2

Enumerated value for register field ALT_EMAC_DMA_STAT_TS

#define ALT_EMAC_DMA_STAT_TS_E_RUNRD   0x3

Enumerated value for register field ALT_EMAC_DMA_STAT_TS

#define ALT_EMAC_DMA_STAT_TS_E_TIMESTMP   0x4

Enumerated value for register field ALT_EMAC_DMA_STAT_TS

#define ALT_EMAC_DMA_STAT_TS_E_RESERVE   0x5

Enumerated value for register field ALT_EMAC_DMA_STAT_TS

#define ALT_EMAC_DMA_STAT_TS_E_SUSPTX   0x6

Enumerated value for register field ALT_EMAC_DMA_STAT_TS

#define ALT_EMAC_DMA_STAT_TS_E_RUNCLOSE   0x7

Enumerated value for register field ALT_EMAC_DMA_STAT_TS

#define ALT_EMAC_DMA_STAT_TS_LSB   20

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_TS register field.

#define ALT_EMAC_DMA_STAT_TS_MSB   22

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_TS register field.

#define ALT_EMAC_DMA_STAT_TS_WIDTH   3

The width in bits of the ALT_EMAC_DMA_STAT_TS register field.

#define ALT_EMAC_DMA_STAT_TS_SET_MSK   0x00700000

The mask used to set the ALT_EMAC_DMA_STAT_TS register field value.

#define ALT_EMAC_DMA_STAT_TS_CLR_MSK   0xff8fffff

The mask used to clear the ALT_EMAC_DMA_STAT_TS register field value.

#define ALT_EMAC_DMA_STAT_TS_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_TS register field.

#define ALT_EMAC_DMA_STAT_TS_GET (   value)    (((value) & 0x00700000) >> 20)

Extracts the ALT_EMAC_DMA_STAT_TS field value from a register.

#define ALT_EMAC_DMA_STAT_TS_SET (   value)    (((value) << 20) & 0x00700000)

Produces a ALT_EMAC_DMA_STAT_TS register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_EB_LSB   23

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_EB register field.

#define ALT_EMAC_DMA_STAT_EB_MSB   25

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_EB register field.

#define ALT_EMAC_DMA_STAT_EB_WIDTH   3

The width in bits of the ALT_EMAC_DMA_STAT_EB register field.

#define ALT_EMAC_DMA_STAT_EB_SET_MSK   0x03800000

The mask used to set the ALT_EMAC_DMA_STAT_EB register field value.

#define ALT_EMAC_DMA_STAT_EB_CLR_MSK   0xfc7fffff

The mask used to clear the ALT_EMAC_DMA_STAT_EB register field value.

#define ALT_EMAC_DMA_STAT_EB_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_EB register field.

#define ALT_EMAC_DMA_STAT_EB_GET (   value)    (((value) & 0x03800000) >> 23)

Extracts the ALT_EMAC_DMA_STAT_EB field value from a register.

#define ALT_EMAC_DMA_STAT_EB_SET (   value)    (((value) << 23) & 0x03800000)

Produces a ALT_EMAC_DMA_STAT_EB register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_GLI_E_NOINTERRUP   0x0

Enumerated value for register field ALT_EMAC_DMA_STAT_GLI

#define ALT_EMAC_DMA_STAT_GLI_E_INTERRUP   0x1

Enumerated value for register field ALT_EMAC_DMA_STAT_GLI

#define ALT_EMAC_DMA_STAT_GLI_LSB   26

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_GLI register field.

#define ALT_EMAC_DMA_STAT_GLI_MSB   26

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_GLI register field.

#define ALT_EMAC_DMA_STAT_GLI_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_GLI register field.

#define ALT_EMAC_DMA_STAT_GLI_SET_MSK   0x04000000

The mask used to set the ALT_EMAC_DMA_STAT_GLI register field value.

#define ALT_EMAC_DMA_STAT_GLI_CLR_MSK   0xfbffffff

The mask used to clear the ALT_EMAC_DMA_STAT_GLI register field value.

#define ALT_EMAC_DMA_STAT_GLI_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_GLI register field.

#define ALT_EMAC_DMA_STAT_GLI_GET (   value)    (((value) & 0x04000000) >> 26)

Extracts the ALT_EMAC_DMA_STAT_GLI field value from a register.

#define ALT_EMAC_DMA_STAT_GLI_SET (   value)    (((value) << 26) & 0x04000000)

Produces a ALT_EMAC_DMA_STAT_GLI register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_GMI_E_NOINTERRUP   0x0

Enumerated value for register field ALT_EMAC_DMA_STAT_GMI

#define ALT_EMAC_DMA_STAT_GMI_E_INTERRUP   0x1

Enumerated value for register field ALT_EMAC_DMA_STAT_GMI

#define ALT_EMAC_DMA_STAT_GMI_LSB   27

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_GMI register field.

#define ALT_EMAC_DMA_STAT_GMI_MSB   27

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_GMI register field.

#define ALT_EMAC_DMA_STAT_GMI_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_GMI register field.

#define ALT_EMAC_DMA_STAT_GMI_SET_MSK   0x08000000

The mask used to set the ALT_EMAC_DMA_STAT_GMI register field value.

#define ALT_EMAC_DMA_STAT_GMI_CLR_MSK   0xf7ffffff

The mask used to clear the ALT_EMAC_DMA_STAT_GMI register field value.

#define ALT_EMAC_DMA_STAT_GMI_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_GMI register field.

#define ALT_EMAC_DMA_STAT_GMI_GET (   value)    (((value) & 0x08000000) >> 27)

Extracts the ALT_EMAC_DMA_STAT_GMI field value from a register.

#define ALT_EMAC_DMA_STAT_GMI_SET (   value)    (((value) << 27) & 0x08000000)

Produces a ALT_EMAC_DMA_STAT_GMI register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_GPI_LSB   28

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_GPI register field.

#define ALT_EMAC_DMA_STAT_GPI_MSB   28

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_GPI register field.

#define ALT_EMAC_DMA_STAT_GPI_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_GPI register field.

#define ALT_EMAC_DMA_STAT_GPI_SET_MSK   0x10000000

The mask used to set the ALT_EMAC_DMA_STAT_GPI register field value.

#define ALT_EMAC_DMA_STAT_GPI_CLR_MSK   0xefffffff

The mask used to clear the ALT_EMAC_DMA_STAT_GPI register field value.

#define ALT_EMAC_DMA_STAT_GPI_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_GPI register field.

#define ALT_EMAC_DMA_STAT_GPI_GET (   value)    (((value) & 0x10000000) >> 28)

Extracts the ALT_EMAC_DMA_STAT_GPI field value from a register.

#define ALT_EMAC_DMA_STAT_GPI_SET (   value)    (((value) << 28) & 0x10000000)

Produces a ALT_EMAC_DMA_STAT_GPI register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_TTI_E_NOINTERRUP   0x0

Enumerated value for register field ALT_EMAC_DMA_STAT_TTI

#define ALT_EMAC_DMA_STAT_TTI_E_INTERRUP   0x1

Enumerated value for register field ALT_EMAC_DMA_STAT_TTI

#define ALT_EMAC_DMA_STAT_TTI_LSB   29

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_TTI register field.

#define ALT_EMAC_DMA_STAT_TTI_MSB   29

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_TTI register field.

#define ALT_EMAC_DMA_STAT_TTI_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_TTI register field.

#define ALT_EMAC_DMA_STAT_TTI_SET_MSK   0x20000000

The mask used to set the ALT_EMAC_DMA_STAT_TTI register field value.

#define ALT_EMAC_DMA_STAT_TTI_CLR_MSK   0xdfffffff

The mask used to clear the ALT_EMAC_DMA_STAT_TTI register field value.

#define ALT_EMAC_DMA_STAT_TTI_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_TTI register field.

#define ALT_EMAC_DMA_STAT_TTI_GET (   value)    (((value) & 0x20000000) >> 29)

Extracts the ALT_EMAC_DMA_STAT_TTI field value from a register.

#define ALT_EMAC_DMA_STAT_TTI_SET (   value)    (((value) << 29) & 0x20000000)

Produces a ALT_EMAC_DMA_STAT_TTI register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_GLPII_E_NOINTERRUP   0x0

Enumerated value for register field ALT_EMAC_DMA_STAT_GLPII

#define ALT_EMAC_DMA_STAT_GLPII_E_INTERRUP   0x1

Enumerated value for register field ALT_EMAC_DMA_STAT_GLPII

#define ALT_EMAC_DMA_STAT_GLPII_LSB   30

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_GLPII register field.

#define ALT_EMAC_DMA_STAT_GLPII_MSB   30

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_GLPII register field.

#define ALT_EMAC_DMA_STAT_GLPII_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_GLPII register field.

#define ALT_EMAC_DMA_STAT_GLPII_SET_MSK   0x40000000

The mask used to set the ALT_EMAC_DMA_STAT_GLPII register field value.

#define ALT_EMAC_DMA_STAT_GLPII_CLR_MSK   0xbfffffff

The mask used to clear the ALT_EMAC_DMA_STAT_GLPII register field value.

#define ALT_EMAC_DMA_STAT_GLPII_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_GLPII register field.

#define ALT_EMAC_DMA_STAT_GLPII_GET (   value)    (((value) & 0x40000000) >> 30)

Extracts the ALT_EMAC_DMA_STAT_GLPII field value from a register.

#define ALT_EMAC_DMA_STAT_GLPII_SET (   value)    (((value) << 30) & 0x40000000)

Produces a ALT_EMAC_DMA_STAT_GLPII register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_RSVD_31_LSB   31

The Least Significant Bit (LSB) position of the ALT_EMAC_DMA_STAT_RSVD_31 register field.

#define ALT_EMAC_DMA_STAT_RSVD_31_MSB   31

The Most Significant Bit (MSB) position of the ALT_EMAC_DMA_STAT_RSVD_31 register field.

#define ALT_EMAC_DMA_STAT_RSVD_31_WIDTH   1

The width in bits of the ALT_EMAC_DMA_STAT_RSVD_31 register field.

#define ALT_EMAC_DMA_STAT_RSVD_31_SET_MSK   0x80000000

The mask used to set the ALT_EMAC_DMA_STAT_RSVD_31 register field value.

#define ALT_EMAC_DMA_STAT_RSVD_31_CLR_MSK   0x7fffffff

The mask used to clear the ALT_EMAC_DMA_STAT_RSVD_31 register field value.

#define ALT_EMAC_DMA_STAT_RSVD_31_RESET   0x0

The reset value of the ALT_EMAC_DMA_STAT_RSVD_31 register field.

#define ALT_EMAC_DMA_STAT_RSVD_31_GET (   value)    (((value) & 0x80000000) >> 31)

Extracts the ALT_EMAC_DMA_STAT_RSVD_31 field value from a register.

#define ALT_EMAC_DMA_STAT_RSVD_31_SET (   value)    (((value) << 31) & 0x80000000)

Produces a ALT_EMAC_DMA_STAT_RSVD_31 register field value suitable for setting the register.

#define ALT_EMAC_DMA_STAT_RESET   0x00000000

The reset value of the ALT_EMAC_DMA_STAT register.

#define ALT_EMAC_DMA_STAT_OFST   0x1014

The byte offset of the ALT_EMAC_DMA_STAT register from the beginning of the component.

#define ALT_EMAC_DMA_STAT_ADDR (   base)    ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_EMAC_DMA_STAT_OFST))

The address of the ALT_EMAC_DMA_STAT register.

Typedef Documentation

The typedef declaration for register ALT_EMAC_DMA_STAT.