Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : Boot ROM Hardware Control Register - romhw_ctrl

Description

Controls behavior of Boot ROM hardware.

Reset only on a cold reset.

Register Layout

Bits Access Reset Description
[0] RW 0x0 Wait State
[31:1] ??? 0x80 UNDEFINED

Field : Wait State - waitstate

Controls the number of wait states applied to the Boot ROM's read operation.

This field is cleared on a cold reset and optionally updated by hardware upon deassertion of warm reset.

Field Enumeration Values:

Enum | Value | Description :----------------------------------------------------------------------------------------—|:---—|:---------— ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_E_DIS | 0x0 | ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_E_EN | 0x1 |

Field Access Macros:

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_E_DIS   0x0
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_E_EN   0x1
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_LSB   0
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_MSB   0
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_WIDTH   1
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_SET_MSK   0x00000001
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_CLR_MSK   0xfffffffe
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_RESET   0x0
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_GET(value)   (((value) & 0x00000001) >> 0)
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_SET(value)   (((value) << 0) & 0x00000001)
 

Data Structures

struct  ALT_SYSMGR_ROM_ROMHW_CTL_s
 

Macros

#define ALT_SYSMGR_ROM_ROMHW_CTL_RESET   0x00000100
 
#define ALT_SYSMGR_ROM_ROMHW_CTL_OFST   0x0
 

Typedefs

typedef struct
ALT_SYSMGR_ROM_ROMHW_CTL_s 
ALT_SYSMGR_ROM_ROMHW_CTL_t
 

Data Structure Documentation

struct ALT_SYSMGR_ROM_ROMHW_CTL_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_SYSMGR_ROM_ROMHW_CTL.

Data Fields
uint32_t waitstate: 1 Wait State
uint32_t __pad0__: 31 UNDEFINED

Macro Definitions

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_E_DIS   0x0

Enumerated value for register field ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_E_EN   0x1

Enumerated value for register field ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_LSB   0

The Least Significant Bit (LSB) position of the ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE register field.

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_MSB   0

The Most Significant Bit (MSB) position of the ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE register field.

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_WIDTH   1

The width in bits of the ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE register field.

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_SET_MSK   0x00000001

The mask used to set the ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE register field value.

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_CLR_MSK   0xfffffffe

The mask used to clear the ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE register field value.

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_RESET   0x0

The reset value of the ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE register field.

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_GET (   value)    (((value) & 0x00000001) >> 0)

Extracts the ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE field value from a register.

#define ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE_SET (   value)    (((value) << 0) & 0x00000001)

Produces a ALT_SYSMGR_ROM_ROMHW_CTL_WAITSTATE register field value suitable for setting the register.

#define ALT_SYSMGR_ROM_ROMHW_CTL_RESET   0x00000100

The reset value of the ALT_SYSMGR_ROM_ROMHW_CTL register.

#define ALT_SYSMGR_ROM_ROMHW_CTL_OFST   0x0

The byte offset of the ALT_SYSMGR_ROM_ROMHW_CTL register from the beginning of the component.

Typedef Documentation

The typedef declaration for register ALT_SYSMGR_ROM_ROMHW_CTL.