Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : Current Host Descriptor Address Register - dscaddr

Description

See Field Description.

Register Layout

Bits Access Reset Description
[31:0] R 0x0 Current Host Descriptor Address Register

Field : Current Host Descriptor Address Register - hda

Cleared on reset. Pointer updated by IDMAC during operation. This register points to the start address of the current descriptor read by the IDMAC.

Field Access Macros:

#define ALT_SDMMC_DSCADDR_HDA_LSB   0
 
#define ALT_SDMMC_DSCADDR_HDA_MSB   31
 
#define ALT_SDMMC_DSCADDR_HDA_WIDTH   32
 
#define ALT_SDMMC_DSCADDR_HDA_SET_MSK   0xffffffff
 
#define ALT_SDMMC_DSCADDR_HDA_CLR_MSK   0x00000000
 
#define ALT_SDMMC_DSCADDR_HDA_RESET   0x0
 
#define ALT_SDMMC_DSCADDR_HDA_GET(value)   (((value) & 0xffffffff) >> 0)
 
#define ALT_SDMMC_DSCADDR_HDA_SET(value)   (((value) << 0) & 0xffffffff)
 

Data Structures

struct  ALT_SDMMC_DSCADDR_s
 

Macros

#define ALT_SDMMC_DSCADDR_OFST   0x94
 

Typedefs

typedef struct ALT_SDMMC_DSCADDR_s ALT_SDMMC_DSCADDR_t
 

Data Structure Documentation

struct ALT_SDMMC_DSCADDR_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_SDMMC_DSCADDR.

Data Fields
const uint32_t hda: 32 Current Host Descriptor Address Register

Macro Definitions

#define ALT_SDMMC_DSCADDR_HDA_LSB   0

The Least Significant Bit (LSB) position of the ALT_SDMMC_DSCADDR_HDA register field.

#define ALT_SDMMC_DSCADDR_HDA_MSB   31

The Most Significant Bit (MSB) position of the ALT_SDMMC_DSCADDR_HDA register field.

#define ALT_SDMMC_DSCADDR_HDA_WIDTH   32

The width in bits of the ALT_SDMMC_DSCADDR_HDA register field.

#define ALT_SDMMC_DSCADDR_HDA_SET_MSK   0xffffffff

The mask used to set the ALT_SDMMC_DSCADDR_HDA register field value.

#define ALT_SDMMC_DSCADDR_HDA_CLR_MSK   0x00000000

The mask used to clear the ALT_SDMMC_DSCADDR_HDA register field value.

#define ALT_SDMMC_DSCADDR_HDA_RESET   0x0

The reset value of the ALT_SDMMC_DSCADDR_HDA register field.

#define ALT_SDMMC_DSCADDR_HDA_GET (   value)    (((value) & 0xffffffff) >> 0)

Extracts the ALT_SDMMC_DSCADDR_HDA field value from a register.

#define ALT_SDMMC_DSCADDR_HDA_SET (   value)    (((value) << 0) & 0xffffffff)

Produces a ALT_SDMMC_DSCADDR_HDA register field value suitable for setting the register.

#define ALT_SDMMC_DSCADDR_OFST   0x94

The byte offset of the ALT_SDMMC_DSCADDR register from the beginning of the component.

Typedef Documentation

The typedef declaration for register ALT_SDMMC_DSCADDR.