Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : SERRADDRA

Description

This register shows the address of PORTA current single-bit error. RAM size will determine the maximum number of address bits.

Register Layout

Bits Access Reset Description
[4:0] RW 0x0 ALT_ECC_NANDR_SERRADDRA_ADDR
[31:5] ??? 0x0 UNDEFINED

Field : Address

Recent single-bit error address.

Field Access Macros:

#define ALT_ECC_NANDR_SERRADDRA_ADDR_LSB   0
 
#define ALT_ECC_NANDR_SERRADDRA_ADDR_MSB   4
 
#define ALT_ECC_NANDR_SERRADDRA_ADDR_WIDTH   5
 
#define ALT_ECC_NANDR_SERRADDRA_ADDR_SET_MSK   0x0000001f
 
#define ALT_ECC_NANDR_SERRADDRA_ADDR_CLR_MSK   0xffffffe0
 
#define ALT_ECC_NANDR_SERRADDRA_ADDR_RESET   0x0
 
#define ALT_ECC_NANDR_SERRADDRA_ADDR_GET(value)   (((value) & 0x0000001f) >> 0)
 
#define ALT_ECC_NANDR_SERRADDRA_ADDR_SET(value)   (((value) << 0) & 0x0000001f)
 

Data Structures

struct  ALT_ECC_NANDR_SERRADDRA_s
 

Macros

#define ALT_ECC_NANDR_SERRADDRA_RESET   0x00000000
 
#define ALT_ECC_NANDR_SERRADDRA_OFST   0x30
 

Typedefs

typedef struct
ALT_ECC_NANDR_SERRADDRA_s 
ALT_ECC_NANDR_SERRADDRA_t
 

Data Structure Documentation

struct ALT_ECC_NANDR_SERRADDRA_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_ECC_NANDR_SERRADDRA.

Data Fields
uint32_t Address: 5 ALT_ECC_NANDR_SERRADDRA_ADDR
uint32_t __pad0__: 27 UNDEFINED

Macro Definitions

#define ALT_ECC_NANDR_SERRADDRA_ADDR_LSB   0

The Least Significant Bit (LSB) position of the ALT_ECC_NANDR_SERRADDRA_ADDR register field.

#define ALT_ECC_NANDR_SERRADDRA_ADDR_MSB   4

The Most Significant Bit (MSB) position of the ALT_ECC_NANDR_SERRADDRA_ADDR register field.

#define ALT_ECC_NANDR_SERRADDRA_ADDR_WIDTH   5

The width in bits of the ALT_ECC_NANDR_SERRADDRA_ADDR register field.

#define ALT_ECC_NANDR_SERRADDRA_ADDR_SET_MSK   0x0000001f

The mask used to set the ALT_ECC_NANDR_SERRADDRA_ADDR register field value.

#define ALT_ECC_NANDR_SERRADDRA_ADDR_CLR_MSK   0xffffffe0

The mask used to clear the ALT_ECC_NANDR_SERRADDRA_ADDR register field value.

#define ALT_ECC_NANDR_SERRADDRA_ADDR_RESET   0x0

The reset value of the ALT_ECC_NANDR_SERRADDRA_ADDR register field.

#define ALT_ECC_NANDR_SERRADDRA_ADDR_GET (   value)    (((value) & 0x0000001f) >> 0)

Extracts the ALT_ECC_NANDR_SERRADDRA_ADDR field value from a register.

#define ALT_ECC_NANDR_SERRADDRA_ADDR_SET (   value)    (((value) << 0) & 0x0000001f)

Produces a ALT_ECC_NANDR_SERRADDRA_ADDR register field value suitable for setting the register.

#define ALT_ECC_NANDR_SERRADDRA_RESET   0x00000000

The reset value of the ALT_ECC_NANDR_SERRADDRA register.

#define ALT_ECC_NANDR_SERRADDRA_OFST   0x30

The byte offset of the ALT_ECC_NANDR_SERRADDRA register from the beginning of the component.

Typedef Documentation

The typedef declaration for register ALT_ECC_NANDR_SERRADDRA.