![]() |
Altera SoCAL
16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
|
Sets the block issuing capability to one outstanding transaction.
Register Layout
Bits | Access | Reset | Description |
---|---|---|---|
[0] | RW | 0x0 | ALT_L3_AHB_CNTL_DECERR_EN |
[1] | RW | 0x0 | ALT_L3_AHB_CNTL_FORCE_INCR |
[31:2] | ??? | 0x0 | UNDEFINED |
Field : decerr_en | |||||||||||||||||||
Field Enumeration Values:
Field Access Macros: | |||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_E_DIS 0x0 | ||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_E_EN 0x1 | ||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_LSB 0 | ||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_MSB 0 | ||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_WIDTH 1 | ||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_SET_MSK 0x00000001 | ||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_CLR_MSK 0xfffffffe | ||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_RESET 0x0 | ||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_GET(value) (((value) & 0x00000001) >> 0) | ||||||||||||||||||
#define | ALT_L3_AHB_CNTL_DECERR_EN_SET(value) (((value) << 0) & 0x00000001) | ||||||||||||||||||
Field : force_incr | ||||||||||||||||||||||
Field Enumeration Values:
Field Access Macros: | ||||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_E_DIS 0x0 | |||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_E_EN 0x1 | |||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_LSB 1 | |||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_MSB 1 | |||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_WIDTH 1 | |||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_SET_MSK 0x00000002 | |||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_CLR_MSK 0xfffffffd | |||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_RESET 0x0 | |||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_GET(value) (((value) & 0x00000002) >> 1) | |||||||||||||||||||||
#define | ALT_L3_AHB_CNTL_FORCE_INCR_SET(value) (((value) << 1) & 0x00000002) | |||||||||||||||||||||
Data Structures | |
struct | ALT_L3_AHB_CNTL_s |
Macros | |
#define | ALT_L3_AHB_CNTL_OFST 0x44 |
#define | ALT_L3_AHB_CNTL_ADDR(base) ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_L3_AHB_CNTL_OFST)) |
Typedefs | |
typedef struct ALT_L3_AHB_CNTL_s | ALT_L3_AHB_CNTL_t |
struct ALT_L3_AHB_CNTL_s |
WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.
The struct declaration for register ALT_L3_AHB_CNTL.
Data Fields | ||
---|---|---|
uint32_t | decerr_en: 1 | ALT_L3_AHB_CNTL_DECERR_EN |
uint32_t | force_incr: 1 | ALT_L3_AHB_CNTL_FORCE_INCR |
uint32_t | __pad0__: 30 | UNDEFINED |
#define ALT_L3_AHB_CNTL_DECERR_EN_E_DIS 0x0 |
Enumerated value for register field ALT_L3_AHB_CNTL_DECERR_EN
No DECERR response.
#define ALT_L3_AHB_CNTL_DECERR_EN_E_EN 0x1 |
Enumerated value for register field ALT_L3_AHB_CNTL_DECERR_EN
If the AHB protocol conversion function receives an unaligned address or a write data beat without all the byte strobes set, creates a DECERR response.
#define ALT_L3_AHB_CNTL_DECERR_EN_LSB 0 |
The Least Significant Bit (LSB) position of the ALT_L3_AHB_CNTL_DECERR_EN register field.
#define ALT_L3_AHB_CNTL_DECERR_EN_MSB 0 |
The Most Significant Bit (MSB) position of the ALT_L3_AHB_CNTL_DECERR_EN register field.
#define ALT_L3_AHB_CNTL_DECERR_EN_WIDTH 1 |
The width in bits of the ALT_L3_AHB_CNTL_DECERR_EN register field.
#define ALT_L3_AHB_CNTL_DECERR_EN_SET_MSK 0x00000001 |
The mask used to set the ALT_L3_AHB_CNTL_DECERR_EN register field value.
#define ALT_L3_AHB_CNTL_DECERR_EN_CLR_MSK 0xfffffffe |
The mask used to clear the ALT_L3_AHB_CNTL_DECERR_EN register field value.
#define ALT_L3_AHB_CNTL_DECERR_EN_RESET 0x0 |
The reset value of the ALT_L3_AHB_CNTL_DECERR_EN register field.
#define ALT_L3_AHB_CNTL_DECERR_EN_GET | ( | value | ) | (((value) & 0x00000001) >> 0) |
Extracts the ALT_L3_AHB_CNTL_DECERR_EN field value from a register.
#define ALT_L3_AHB_CNTL_DECERR_EN_SET | ( | value | ) | (((value) << 0) & 0x00000001) |
Produces a ALT_L3_AHB_CNTL_DECERR_EN register field value suitable for setting the register.
#define ALT_L3_AHB_CNTL_FORCE_INCR_E_DIS 0x0 |
Enumerated value for register field ALT_L3_AHB_CNTL_FORCE_INCR
Multiple outstanding write transactions
#define ALT_L3_AHB_CNTL_FORCE_INCR_E_EN 0x1 |
Enumerated value for register field ALT_L3_AHB_CNTL_FORCE_INCR
If a beat is received that has no write data strobes set, that write data beat is replaced with an IDLE beat. Also, causes all transactions that are to be output to the AHB domain to be an undefined length INCR.
#define ALT_L3_AHB_CNTL_FORCE_INCR_LSB 1 |
The Least Significant Bit (LSB) position of the ALT_L3_AHB_CNTL_FORCE_INCR register field.
#define ALT_L3_AHB_CNTL_FORCE_INCR_MSB 1 |
The Most Significant Bit (MSB) position of the ALT_L3_AHB_CNTL_FORCE_INCR register field.
#define ALT_L3_AHB_CNTL_FORCE_INCR_WIDTH 1 |
The width in bits of the ALT_L3_AHB_CNTL_FORCE_INCR register field.
#define ALT_L3_AHB_CNTL_FORCE_INCR_SET_MSK 0x00000002 |
The mask used to set the ALT_L3_AHB_CNTL_FORCE_INCR register field value.
#define ALT_L3_AHB_CNTL_FORCE_INCR_CLR_MSK 0xfffffffd |
The mask used to clear the ALT_L3_AHB_CNTL_FORCE_INCR register field value.
#define ALT_L3_AHB_CNTL_FORCE_INCR_RESET 0x0 |
The reset value of the ALT_L3_AHB_CNTL_FORCE_INCR register field.
#define ALT_L3_AHB_CNTL_FORCE_INCR_GET | ( | value | ) | (((value) & 0x00000002) >> 1) |
Extracts the ALT_L3_AHB_CNTL_FORCE_INCR field value from a register.
#define ALT_L3_AHB_CNTL_FORCE_INCR_SET | ( | value | ) | (((value) << 1) & 0x00000002) |
Produces a ALT_L3_AHB_CNTL_FORCE_INCR register field value suitable for setting the register.
#define ALT_L3_AHB_CNTL_OFST 0x44 |
The byte offset of the ALT_L3_AHB_CNTL register from the beginning of the component.
#define ALT_L3_AHB_CNTL_ADDR | ( | base | ) | ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_L3_AHB_CNTL_OFST)) |
The address of the ALT_L3_AHB_CNTL register.
typedef struct ALT_L3_AHB_CNTL_s ALT_L3_AHB_CNTL_t |
The typedef declaration for register ALT_L3_AHB_CNTL.