![]() |
Altera SoCAL
16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
|
Name: Port A Data Direction Register
Size: 1-32 bits
Address Offset: 0x04
Read/Write Access: Read/Write
Register Layout
Bits | Access | Reset | Description |
---|---|---|---|
[23:0] | RW | Unknown | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR |
[31:24] | ??? | Unknown | UNDEFINED |
Field : gpio_swporta_ddr | ||||||||||
Values written to this register independently control the direction of the corresponding data bit in Port A. The default direction can be configured as input or output after system reset through the GPIO_DFLT_SRC_A parameter. 0 Input (default) 1 Output Field Enumeration Values:
Field Access Macros: | ||||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_E_IN 0x0 | |||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_E_OUT 0x1 | |||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_LSB 0 | |||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_MSB 23 | |||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_WIDTH 24 | |||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_SET_MSK 0x00ffffff | |||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_CLR_MSK 0xff000000 | |||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_RESET 0x0 | |||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_GET(value) (((value) & 0x00ffffff) >> 0) | |||||||||
#define | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_SET(value) (((value) << 0) & 0x00ffffff) | |||||||||
Data Structures | |
struct | ALT_GPIO_SWPORTA_DDR_s |
Macros | |
#define | ALT_GPIO_SWPORTA_DDR_RESET 0x00000000 |
#define | ALT_GPIO_SWPORTA_DDR_OFST 0x4 |
#define | ALT_GPIO_SWPORTA_DDR_ADDR(base) ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_GPIO_SWPORTA_DDR_OFST)) |
Typedefs | |
typedef struct ALT_GPIO_SWPORTA_DDR_s | ALT_GPIO_SWPORTA_DDR_t |
struct ALT_GPIO_SWPORTA_DDR_s |
WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.
The struct declaration for register ALT_GPIO_SWPORTA_DDR.
Data Fields | ||
---|---|---|
uint32_t | gpio_swporta_ddr: 24 | ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR |
uint32_t | __pad0__: 8 | UNDEFINED |
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_E_IN 0x0 |
Enumerated value for register field ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR
Input Direction
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_E_OUT 0x1 |
Enumerated value for register field ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR
Output Direction
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_LSB 0 |
The Least Significant Bit (LSB) position of the ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR register field.
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_MSB 23 |
The Most Significant Bit (MSB) position of the ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR register field.
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_WIDTH 24 |
The width in bits of the ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR register field.
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_SET_MSK 0x00ffffff |
The mask used to set the ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR register field value.
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_CLR_MSK 0xff000000 |
The mask used to clear the ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR register field value.
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_RESET 0x0 |
The reset value of the ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR register field is UNKNOWN.
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_GET | ( | value | ) | (((value) & 0x00ffffff) >> 0) |
Extracts the ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR field value from a register.
#define ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR_SET | ( | value | ) | (((value) << 0) & 0x00ffffff) |
Produces a ALT_GPIO_SWPORTA_DDR_GPIO_SWPORTA_DDR register field value suitable for setting the register.
#define ALT_GPIO_SWPORTA_DDR_RESET 0x00000000 |
The reset value of the ALT_GPIO_SWPORTA_DDR register.
#define ALT_GPIO_SWPORTA_DDR_OFST 0x4 |
The byte offset of the ALT_GPIO_SWPORTA_DDR register from the beginning of the component.
#define ALT_GPIO_SWPORTA_DDR_ADDR | ( | base | ) | ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_GPIO_SWPORTA_DDR_OFST)) |
The address of the ALT_GPIO_SWPORTA_DDR register.
typedef struct ALT_GPIO_SWPORTA_DDR_s ALT_GPIO_SWPORTA_DDR_t |
The typedef declaration for register ALT_GPIO_SWPORTA_DDR.