Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : dma_intr_en

Description

Enables corresponding interrupt bit in dma interrupt register

Register Layout

Bits Access Reset Description
[0] RW 0x0 ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR
[31:1] ??? 0x0 UNDEFINED

Field : target_error

Controller initiator interface received an ERROR target response for a transaction.

Field Access Macros:

#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_LSB   0
 
#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_MSB   0
 
#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_WIDTH   1
 
#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_SET_MSK   0x00000001
 
#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_CLR_MSK   0xfffffffe
 
#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_RESET   0x0
 
#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_GET(value)   (((value) & 0x00000001) >> 0)
 
#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_SET(value)   (((value) << 0) & 0x00000001)
 

Data Structures

struct  ALT_NAND_DMA_DMA_INTR_EN_s
 

Macros

#define ALT_NAND_DMA_DMA_INTR_EN_OFST   0x30
 

Typedefs

typedef struct
ALT_NAND_DMA_DMA_INTR_EN_s 
ALT_NAND_DMA_DMA_INTR_EN_t
 

Data Structure Documentation

struct ALT_NAND_DMA_DMA_INTR_EN_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_NAND_DMA_DMA_INTR_EN.

Data Fields
uint32_t target_error: 1 ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR
uint32_t __pad0__: 31 UNDEFINED

Macro Definitions

#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_LSB   0

The Least Significant Bit (LSB) position of the ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR register field.

#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_MSB   0

The Most Significant Bit (MSB) position of the ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR register field.

#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_WIDTH   1

The width in bits of the ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR register field.

#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_SET_MSK   0x00000001

The mask used to set the ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR register field value.

#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_CLR_MSK   0xfffffffe

The mask used to clear the ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR register field value.

#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_RESET   0x0

The reset value of the ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR register field.

#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_GET (   value)    (((value) & 0x00000001) >> 0)

Extracts the ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR field value from a register.

#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_SET (   value)    (((value) << 0) & 0x00000001)

Produces a ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR register field value suitable for setting the register.

#define ALT_NAND_DMA_DMA_INTR_EN_OFST   0x30

The byte offset of the ALT_NAND_DMA_DMA_INTR_EN register from the beginning of the component.

Typedef Documentation

The typedef declaration for register ALT_NAND_DMA_DMA_INTR_EN.