![]() |
Altera SoCAL
16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
|
This register contains the free space information for the Periodic TxFIFO and the Periodic Transmit Request Queue.
Register Layout
Bits | Access | Reset | Description |
---|---|---|---|
[15:0] | R | 0x2000 | Periodic Transmit Data FIFO Space Available |
[23:16] | R | 0x10 | Periodic Transmit Request Queue Space Available |
[24] | R | 0x0 | Terminate |
[26:25] | R | 0x0 | Type |
[30:27] | R | 0x0 | Channel Endpoint Number |
[31] | R | 0x0 | Odd Even Micro Frame |
Field : Periodic Transmit Data FIFO Space Available - ptxfspcavail | |
Indicates the number of free locations available to be written to in the Periodic TxFIFO. Values are in terms of 32-bit words 16h0: Periodic TxFIFO is full 16h1: 1 word available 16h2: 2 words available 16hn: n words available where n is 0 to 8192 Field Access Macros: | |
#define | ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_LSB 0 |
#define | ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_MSB 15 |
#define | ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_WIDTH 16 |
#define | ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_SET_MSK 0x0000ffff |
#define | ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_CLR_MSK 0xffff0000 |
#define | ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_RESET 0x2000 |
#define | ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_GET(value) (((value) & 0x0000ffff) >> 0) |
#define | ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_SET(value) (((value) << 0) & 0x0000ffff) |
Field : Terminate - term | |||||||||||||
Terminate last entry for selected channel/endpoint. Field Enumeration Values:
Field Access Macros: | |||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_E_INACT 0x0 | ||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_E_ACT 0x1 | ||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_LSB 24 | ||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_MSB 24 | ||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_WIDTH 1 | ||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_SET_MSK 0x01000000 | ||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_CLR_MSK 0xfeffffff | ||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_RESET 0x0 | ||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_GET(value) (((value) & 0x01000000) >> 24) | ||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TERM_SET(value) (((value) << 24) & 0x01000000) | ||||||||||||
Field : Type - type | ||||||||||||||||
This indicates the Entry in the Periodic Tx Request Queue that is currently being processes by the MAC. Field Enumeration Values:
Field Access Macros: | ||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_E_INOUT 0x0 | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_E_ZEROLNGTH 0x1 | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_E_CSPLIT 0x2 | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_E_DIS 0x3 | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_LSB 25 | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_MSB 26 | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_WIDTH 2 | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_SET_MSK 0x06000000 | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_CLR_MSK 0xf9ffffff | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_RESET 0x0 | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_GET(value) (((value) & 0x06000000) >> 25) | |||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_TYPE_SET(value) (((value) << 25) & 0x06000000) | |||||||||||||||
Field : Channel Endpoint Number - chanendpt | ||||||||||||||||||||||||||||||||||||||||||||||||||||
This indicates the channel endpoint number that is currently being processes by the MAC. Field Enumeration Values:
Field Access Macros: | ||||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT0 0x0 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT1 0x1 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT2 0x2 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT3 0x3 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT4 0x4 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT5 0x5 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT6 0x6 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT7 0x7 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT8 0x8 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT9 0x9 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT10 0xa | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT11 0xb | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT12 0xc | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT13 0xd | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT14 0xe | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT15 0xf | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_LSB 27 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_MSB 30 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_WIDTH 4 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_SET_MSK 0x78000000 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_CLR_MSK 0x87ffffff | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_RESET 0x0 | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_GET(value) (((value) & 0x78000000) >> 27) | |||||||||||||||||||||||||||||||||||||||||||||||||||
#define | ALT_USB_HOST_HPTXSTS_CHANENDPT_SET(value) (((value) << 27) & 0x78000000) | |||||||||||||||||||||||||||||||||||||||||||||||||||
Field : Odd Even Micro Frame - oddevnmframe | ||||||||||
This indicates the odd/even micro frame that is currently being processes by the MAC. Field Enumeration Values:
Field Access Macros: | ||||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_E_EVEN 0x0 | |||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_E_ODD 0x1 | |||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_LSB 31 | |||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_MSB 31 | |||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_WIDTH 1 | |||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_SET_MSK 0x80000000 | |||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_CLR_MSK 0x7fffffff | |||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_RESET 0x0 | |||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_GET(value) (((value) & 0x80000000) >> 31) | |||||||||
#define | ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_SET(value) (((value) << 31) & 0x80000000) | |||||||||
Data Structures | |
struct | ALT_USB_HOST_HPTXSTS_s |
Macros | |
#define | ALT_USB_HOST_HPTXSTS_OFST 0x10 |
#define | ALT_USB_HOST_HPTXSTS_ADDR(base) ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_USB_HOST_HPTXSTS_OFST)) |
Typedefs | |
typedef struct ALT_USB_HOST_HPTXSTS_s | ALT_USB_HOST_HPTXSTS_t |
struct ALT_USB_HOST_HPTXSTS_s |
WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.
The struct declaration for register ALT_USB_HOST_HPTXSTS.
Data Fields | ||
---|---|---|
const uint32_t | ptxfspcavail: 16 | Periodic Transmit Data FIFO Space Available |
const uint32_t | ptxqspcavail: 8 | Periodic Transmit Request Queue Space Available |
const uint32_t | term: 1 | Terminate |
const uint32_t | type: 2 | Type |
const uint32_t | chanendpt: 4 | Channel Endpoint Number |
const uint32_t | oddevnmframe: 1 | Odd Even Micro Frame |
#define ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_LSB 0 |
The Least Significant Bit (LSB) position of the ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL register field.
#define ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_MSB 15 |
The Most Significant Bit (MSB) position of the ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL register field.
#define ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_WIDTH 16 |
The width in bits of the ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL register field.
#define ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_SET_MSK 0x0000ffff |
The mask used to set the ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL register field value.
#define ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_CLR_MSK 0xffff0000 |
The mask used to clear the ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL register field value.
#define ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_RESET 0x2000 |
The reset value of the ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL register field.
#define ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_GET | ( | value | ) | (((value) & 0x0000ffff) >> 0) |
Extracts the ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL field value from a register.
#define ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL_SET | ( | value | ) | (((value) << 0) & 0x0000ffff) |
Produces a ALT_USB_HOST_HPTXSTS_PTXFSPCAVAIL register field value suitable for setting the register.
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_E_FULL 0x0 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL
Periodic Transmit Request Queue is full
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_E_FREE1 0x1 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL
1 location available
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_E_FREE2 0x2 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL
2 location available
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_E_FREE3 0x3 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL
3 location available
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_E_FREE4 0x4 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL
4 location available
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_E_FREE5 0x5 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL
5 location available
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_E_FREE6 0x6 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL
6 location available
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_E_FREE7 0x7 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL
7 location available
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_E_FREE8 0x8 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL
8 location available
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_LSB 16 |
The Least Significant Bit (LSB) position of the ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL register field.
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_MSB 23 |
The Most Significant Bit (MSB) position of the ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL register field.
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_WIDTH 8 |
The width in bits of the ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL register field.
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_SET_MSK 0x00ff0000 |
The mask used to set the ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL register field value.
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_CLR_MSK 0xff00ffff |
The mask used to clear the ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL register field value.
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_RESET 0x10 |
The reset value of the ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL register field.
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_GET | ( | value | ) | (((value) & 0x00ff0000) >> 16) |
Extracts the ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL field value from a register.
#define ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL_SET | ( | value | ) | (((value) << 16) & 0x00ff0000) |
Produces a ALT_USB_HOST_HPTXSTS_PTXQSPCAVAIL register field value suitable for setting the register.
#define ALT_USB_HOST_HPTXSTS_TERM_E_INACT 0x0 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_TERM
No termination
#define ALT_USB_HOST_HPTXSTS_TERM_E_ACT 0x1 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_TERM
Terminate last entry for selected channel/endpoint
#define ALT_USB_HOST_HPTXSTS_TERM_LSB 24 |
The Least Significant Bit (LSB) position of the ALT_USB_HOST_HPTXSTS_TERM register field.
#define ALT_USB_HOST_HPTXSTS_TERM_MSB 24 |
The Most Significant Bit (MSB) position of the ALT_USB_HOST_HPTXSTS_TERM register field.
#define ALT_USB_HOST_HPTXSTS_TERM_WIDTH 1 |
The width in bits of the ALT_USB_HOST_HPTXSTS_TERM register field.
#define ALT_USB_HOST_HPTXSTS_TERM_SET_MSK 0x01000000 |
The mask used to set the ALT_USB_HOST_HPTXSTS_TERM register field value.
#define ALT_USB_HOST_HPTXSTS_TERM_CLR_MSK 0xfeffffff |
The mask used to clear the ALT_USB_HOST_HPTXSTS_TERM register field value.
#define ALT_USB_HOST_HPTXSTS_TERM_RESET 0x0 |
The reset value of the ALT_USB_HOST_HPTXSTS_TERM register field.
#define ALT_USB_HOST_HPTXSTS_TERM_GET | ( | value | ) | (((value) & 0x01000000) >> 24) |
Extracts the ALT_USB_HOST_HPTXSTS_TERM field value from a register.
#define ALT_USB_HOST_HPTXSTS_TERM_SET | ( | value | ) | (((value) << 24) & 0x01000000) |
Produces a ALT_USB_HOST_HPTXSTS_TERM register field value suitable for setting the register.
#define ALT_USB_HOST_HPTXSTS_TYPE_E_INOUT 0x0 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_TYPE
IN/OUT type
#define ALT_USB_HOST_HPTXSTS_TYPE_E_ZEROLNGTH 0x1 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_TYPE
Zero-length packet type
#define ALT_USB_HOST_HPTXSTS_TYPE_E_CSPLIT 0x2 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_TYPE
CSPLIT type
#define ALT_USB_HOST_HPTXSTS_TYPE_E_DIS 0x3 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_TYPE
Disable channel command
#define ALT_USB_HOST_HPTXSTS_TYPE_LSB 25 |
The Least Significant Bit (LSB) position of the ALT_USB_HOST_HPTXSTS_TYPE register field.
#define ALT_USB_HOST_HPTXSTS_TYPE_MSB 26 |
The Most Significant Bit (MSB) position of the ALT_USB_HOST_HPTXSTS_TYPE register field.
#define ALT_USB_HOST_HPTXSTS_TYPE_WIDTH 2 |
The width in bits of the ALT_USB_HOST_HPTXSTS_TYPE register field.
#define ALT_USB_HOST_HPTXSTS_TYPE_SET_MSK 0x06000000 |
The mask used to set the ALT_USB_HOST_HPTXSTS_TYPE register field value.
#define ALT_USB_HOST_HPTXSTS_TYPE_CLR_MSK 0xf9ffffff |
The mask used to clear the ALT_USB_HOST_HPTXSTS_TYPE register field value.
#define ALT_USB_HOST_HPTXSTS_TYPE_RESET 0x0 |
The reset value of the ALT_USB_HOST_HPTXSTS_TYPE register field.
#define ALT_USB_HOST_HPTXSTS_TYPE_GET | ( | value | ) | (((value) & 0x06000000) >> 25) |
Extracts the ALT_USB_HOST_HPTXSTS_TYPE field value from a register.
#define ALT_USB_HOST_HPTXSTS_TYPE_SET | ( | value | ) | (((value) << 25) & 0x06000000) |
Produces a ALT_USB_HOST_HPTXSTS_TYPE register field value suitable for setting the register.
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT0 0x0 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 1
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT1 0x1 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 2
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT2 0x2 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 3
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT3 0x3 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 4
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT4 0x4 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 5
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT5 0x5 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 6
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT6 0x6 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 7
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT7 0x7 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 8
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT8 0x8 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 9
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT9 0x9 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 10
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT10 0xa |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 11
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT11 0xb |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 12
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT12 0xc |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 13
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT13 0xd |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 14
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT14 0xe |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 15
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_E_ENDPT15 0xf |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_CHANENDPT
End point 16
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_LSB 27 |
The Least Significant Bit (LSB) position of the ALT_USB_HOST_HPTXSTS_CHANENDPT register field.
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_MSB 30 |
The Most Significant Bit (MSB) position of the ALT_USB_HOST_HPTXSTS_CHANENDPT register field.
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_WIDTH 4 |
The width in bits of the ALT_USB_HOST_HPTXSTS_CHANENDPT register field.
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_SET_MSK 0x78000000 |
The mask used to set the ALT_USB_HOST_HPTXSTS_CHANENDPT register field value.
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_CLR_MSK 0x87ffffff |
The mask used to clear the ALT_USB_HOST_HPTXSTS_CHANENDPT register field value.
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_RESET 0x0 |
The reset value of the ALT_USB_HOST_HPTXSTS_CHANENDPT register field.
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_GET | ( | value | ) | (((value) & 0x78000000) >> 27) |
Extracts the ALT_USB_HOST_HPTXSTS_CHANENDPT field value from a register.
#define ALT_USB_HOST_HPTXSTS_CHANENDPT_SET | ( | value | ) | (((value) << 27) & 0x78000000) |
Produces a ALT_USB_HOST_HPTXSTS_CHANENDPT register field value suitable for setting the register.
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_E_EVEN 0x0 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_ODDEVNMFRM
Send in even (micro)Frame
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_E_ODD 0x1 |
Enumerated value for register field ALT_USB_HOST_HPTXSTS_ODDEVNMFRM
Send in odd (micro)Frame
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_LSB 31 |
The Least Significant Bit (LSB) position of the ALT_USB_HOST_HPTXSTS_ODDEVNMFRM register field.
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_MSB 31 |
The Most Significant Bit (MSB) position of the ALT_USB_HOST_HPTXSTS_ODDEVNMFRM register field.
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_WIDTH 1 |
The width in bits of the ALT_USB_HOST_HPTXSTS_ODDEVNMFRM register field.
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_SET_MSK 0x80000000 |
The mask used to set the ALT_USB_HOST_HPTXSTS_ODDEVNMFRM register field value.
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_CLR_MSK 0x7fffffff |
The mask used to clear the ALT_USB_HOST_HPTXSTS_ODDEVNMFRM register field value.
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_RESET 0x0 |
The reset value of the ALT_USB_HOST_HPTXSTS_ODDEVNMFRM register field.
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_GET | ( | value | ) | (((value) & 0x80000000) >> 31) |
Extracts the ALT_USB_HOST_HPTXSTS_ODDEVNMFRM field value from a register.
#define ALT_USB_HOST_HPTXSTS_ODDEVNMFRM_SET | ( | value | ) | (((value) << 31) & 0x80000000) |
Produces a ALT_USB_HOST_HPTXSTS_ODDEVNMFRM register field value suitable for setting the register.
#define ALT_USB_HOST_HPTXSTS_OFST 0x10 |
The byte offset of the ALT_USB_HOST_HPTXSTS register from the beginning of the component.
#define ALT_USB_HOST_HPTXSTS_ADDR | ( | base | ) | ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_USB_HOST_HPTXSTS_OFST)) |
The address of the ALT_USB_HOST_HPTXSTS register.
typedef struct ALT_USB_HOST_HPTXSTS_s ALT_USB_HOST_HPTXSTS_t |
The typedef declaration for register ALT_USB_HOST_HPTXSTS.