Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : Miscellaneous Input Register - misci

Description

Provides a low-latency, low-performance, and simple way to read specific handshaking signals driven from the FPGA fabric.

Register Layout

Bits Access Reset Description
[0] R Unknown Boot From FPGA on Failure
[1] R Unknown Boot From FPGA Ready
[31:2] ??? 0x0 UNDEFINED

Field : Boot From FPGA on Failure - bootFPGAfail

The value of the f2s_boot_from_fpga_on_failure signal from the FPGA fabric. If the FPGA is not in User Mode, the value of this field is undefined.

1 = Boot ROM will boot from FPGA if boot from normal boot device fails.

0 = Boot ROM will not boot from FPGA if boot from normal boot device fails.

Field Access Macros:

#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_LSB   0
 
#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_MSB   0
 
#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_WIDTH   1
 
#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_SET_MSK   0x00000001
 
#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_CLR_MSK   0xfffffffe
 
#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_RESET   0x0
 
#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_GET(value)   (((value) & 0x00000001) >> 0)
 
#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_SET(value)   (((value) << 0) & 0x00000001)
 

Field : Boot From FPGA Ready - bootFPGArdy

The value of the f2s_boot_from_fpga_ready signal from the FPGA fabric. If the FPGA is not in User Mode, the value of this field is undefined.

1 = FPGA fabric is ready to accept AXI master requests from the HPS2FPGA bridge.

0 = FPGA fabric is not ready (probably still processing a reset).

Field Access Macros:

#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_LSB   1
 
#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_MSB   1
 
#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_WIDTH   1
 
#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_SET_MSK   0x00000002
 
#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_CLR_MSK   0xfffffffd
 
#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_RESET   0x0
 
#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_GET(value)   (((value) & 0x00000002) >> 1)
 
#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_SET(value)   (((value) << 1) & 0x00000002)
 

Data Structures

struct  ALT_FPGAMGR_MISCI_s
 

Macros

#define ALT_FPGAMGR_MISCI_RESET   0x00000000
 
#define ALT_FPGAMGR_MISCI_OFST   0x18
 

Typedefs

typedef struct ALT_FPGAMGR_MISCI_s ALT_FPGAMGR_MISCI_t
 

Data Structure Documentation

struct ALT_FPGAMGR_MISCI_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_FPGAMGR_MISCI.

Data Fields
const uint32_t bootFPGAfail: 1 Boot From FPGA on Failure
const uint32_t bootFPGArdy: 1 Boot From FPGA Ready
uint32_t __pad0__: 30 UNDEFINED

Macro Definitions

#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_LSB   0

The Least Significant Bit (LSB) position of the ALT_FPGAMGR_MISCI_BOOTFPGAFAIL register field.

#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_MSB   0

The Most Significant Bit (MSB) position of the ALT_FPGAMGR_MISCI_BOOTFPGAFAIL register field.

#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_WIDTH   1

The width in bits of the ALT_FPGAMGR_MISCI_BOOTFPGAFAIL register field.

#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_SET_MSK   0x00000001

The mask used to set the ALT_FPGAMGR_MISCI_BOOTFPGAFAIL register field value.

#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_CLR_MSK   0xfffffffe

The mask used to clear the ALT_FPGAMGR_MISCI_BOOTFPGAFAIL register field value.

#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_RESET   0x0

The reset value of the ALT_FPGAMGR_MISCI_BOOTFPGAFAIL register field is UNKNOWN.

#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_GET (   value)    (((value) & 0x00000001) >> 0)

Extracts the ALT_FPGAMGR_MISCI_BOOTFPGAFAIL field value from a register.

#define ALT_FPGAMGR_MISCI_BOOTFPGAFAIL_SET (   value)    (((value) << 0) & 0x00000001)

Produces a ALT_FPGAMGR_MISCI_BOOTFPGAFAIL register field value suitable for setting the register.

#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_LSB   1

The Least Significant Bit (LSB) position of the ALT_FPGAMGR_MISCI_BOOTFPGARDY register field.

#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_MSB   1

The Most Significant Bit (MSB) position of the ALT_FPGAMGR_MISCI_BOOTFPGARDY register field.

#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_WIDTH   1

The width in bits of the ALT_FPGAMGR_MISCI_BOOTFPGARDY register field.

#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_SET_MSK   0x00000002

The mask used to set the ALT_FPGAMGR_MISCI_BOOTFPGARDY register field value.

#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_CLR_MSK   0xfffffffd

The mask used to clear the ALT_FPGAMGR_MISCI_BOOTFPGARDY register field value.

#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_RESET   0x0

The reset value of the ALT_FPGAMGR_MISCI_BOOTFPGARDY register field is UNKNOWN.

#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_GET (   value)    (((value) & 0x00000002) >> 1)

Extracts the ALT_FPGAMGR_MISCI_BOOTFPGARDY field value from a register.

#define ALT_FPGAMGR_MISCI_BOOTFPGARDY_SET (   value)    (((value) << 1) & 0x00000002)

Produces a ALT_FPGAMGR_MISCI_BOOTFPGARDY register field value suitable for setting the register.

#define ALT_FPGAMGR_MISCI_RESET   0x00000000

The reset value of the ALT_FPGAMGR_MISCI register.

#define ALT_FPGAMGR_MISCI_OFST   0x18

The byte offset of the ALT_FPGAMGR_MISCI register from the beginning of the component.

Typedef Documentation

The typedef declaration for register ALT_FPGAMGR_MISCI.