![]() |
Altera SoCAL
16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
|
Sets the issuing capability of the preceding switch arbitration scheme to multiple or single outstanding transactions.
Register Layout
Bits | Access | Reset | Description |
---|---|---|---|
[0] | RW | 0x0 | ALT_LWH2F_FN_MOD_BM_ISS_RD |
[1] | RW | 0x0 | ALT_LWH2F_FN_MOD_BM_ISS_WR |
[31:2] | ??? | 0x0 | UNDEFINED |
Field : rd | ||||||||||
Field Enumeration Values:
Field Access Macros: | ||||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_E_MULT 0x0 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_E_SINGLE 0x1 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_LSB 0 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_MSB 0 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_WIDTH 1 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_SET_MSK 0x00000001 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_CLR_MSK 0xfffffffe | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_RESET 0x0 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_GET(value) (((value) & 0x00000001) >> 0) | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_RD_SET(value) (((value) << 0) & 0x00000001) | |||||||||
Field : wr | ||||||||||
Field Enumeration Values:
Field Access Macros: | ||||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_E_MULT 0x0 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_E_SINGLE 0x1 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_LSB 1 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_MSB 1 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_WIDTH 1 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_SET_MSK 0x00000002 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_CLR_MSK 0xfffffffd | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_RESET 0x0 | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_GET(value) (((value) & 0x00000002) >> 1) | |||||||||
#define | ALT_LWH2F_FN_MOD_BM_ISS_WR_SET(value) (((value) << 1) & 0x00000002) | |||||||||
Data Structures | |
struct | ALT_LWH2F_FN_MOD_BM_ISS_s |
Macros | |
#define | ALT_LWH2F_FN_MOD_BM_ISS_OFST 0x8 |
#define | ALT_LWH2F_FN_MOD_BM_ISS_ADDR(base) ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_LWH2F_FN_MOD_BM_ISS_OFST)) |
Typedefs | |
typedef struct ALT_LWH2F_FN_MOD_BM_ISS_s | ALT_LWH2F_FN_MOD_BM_ISS_t |
struct ALT_LWH2F_FN_MOD_BM_ISS_s |
WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.
The struct declaration for register ALT_LWH2F_FN_MOD_BM_ISS.
Data Fields | ||
---|---|---|
uint32_t | rd: 1 | ALT_LWH2F_FN_MOD_BM_ISS_RD |
uint32_t | wr: 1 | ALT_LWH2F_FN_MOD_BM_ISS_WR |
uint32_t | __pad0__: 30 | UNDEFINED |
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_E_MULT 0x0 |
Enumerated value for register field ALT_LWH2F_FN_MOD_BM_ISS_RD
Multiple outstanding read transactions
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_E_SINGLE 0x1 |
Enumerated value for register field ALT_LWH2F_FN_MOD_BM_ISS_RD
Only a single outstanding read transaction
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_LSB 0 |
The Least Significant Bit (LSB) position of the ALT_LWH2F_FN_MOD_BM_ISS_RD register field.
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_MSB 0 |
The Most Significant Bit (MSB) position of the ALT_LWH2F_FN_MOD_BM_ISS_RD register field.
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_WIDTH 1 |
The width in bits of the ALT_LWH2F_FN_MOD_BM_ISS_RD register field.
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_SET_MSK 0x00000001 |
The mask used to set the ALT_LWH2F_FN_MOD_BM_ISS_RD register field value.
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_CLR_MSK 0xfffffffe |
The mask used to clear the ALT_LWH2F_FN_MOD_BM_ISS_RD register field value.
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_RESET 0x0 |
The reset value of the ALT_LWH2F_FN_MOD_BM_ISS_RD register field.
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_GET | ( | value | ) | (((value) & 0x00000001) >> 0) |
Extracts the ALT_LWH2F_FN_MOD_BM_ISS_RD field value from a register.
#define ALT_LWH2F_FN_MOD_BM_ISS_RD_SET | ( | value | ) | (((value) << 0) & 0x00000001) |
Produces a ALT_LWH2F_FN_MOD_BM_ISS_RD register field value suitable for setting the register.
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_E_MULT 0x0 |
Enumerated value for register field ALT_LWH2F_FN_MOD_BM_ISS_WR
Multiple outstanding write transactions
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_E_SINGLE 0x1 |
Enumerated value for register field ALT_LWH2F_FN_MOD_BM_ISS_WR
Only a single outstanding write transaction
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_LSB 1 |
The Least Significant Bit (LSB) position of the ALT_LWH2F_FN_MOD_BM_ISS_WR register field.
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_MSB 1 |
The Most Significant Bit (MSB) position of the ALT_LWH2F_FN_MOD_BM_ISS_WR register field.
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_WIDTH 1 |
The width in bits of the ALT_LWH2F_FN_MOD_BM_ISS_WR register field.
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_SET_MSK 0x00000002 |
The mask used to set the ALT_LWH2F_FN_MOD_BM_ISS_WR register field value.
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_CLR_MSK 0xfffffffd |
The mask used to clear the ALT_LWH2F_FN_MOD_BM_ISS_WR register field value.
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_RESET 0x0 |
The reset value of the ALT_LWH2F_FN_MOD_BM_ISS_WR register field.
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_GET | ( | value | ) | (((value) & 0x00000002) >> 1) |
Extracts the ALT_LWH2F_FN_MOD_BM_ISS_WR field value from a register.
#define ALT_LWH2F_FN_MOD_BM_ISS_WR_SET | ( | value | ) | (((value) << 1) & 0x00000002) |
Produces a ALT_LWH2F_FN_MOD_BM_ISS_WR register field value suitable for setting the register.
#define ALT_LWH2F_FN_MOD_BM_ISS_OFST 0x8 |
The byte offset of the ALT_LWH2F_FN_MOD_BM_ISS register from the beginning of the component.
#define ALT_LWH2F_FN_MOD_BM_ISS_ADDR | ( | base | ) | ALT_CAST(void *, (ALT_CAST(char *, (base)) + ALT_LWH2F_FN_MOD_BM_ISS_OFST)) |
The address of the ALT_LWH2F_FN_MOD_BM_ISS register.
typedef struct ALT_LWH2F_FN_MOD_BM_ISS_s ALT_LWH2F_FN_MOD_BM_ISS_t |
The typedef declaration for register ALT_LWH2F_FN_MOD_BM_ISS.