Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : ECC_RDataecc1bus

Description

The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.

Register Layout

Bits Access Reset Description
[6:0] RW 0x0 ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS
[7] ??? 0x0 UNDEFINED
[14:8] RW 0x0 ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS
[15] ??? 0x0 UNDEFINED
[22:16] RW 0x0 ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS
[23] ??? 0x0 UNDEFINED
[30:24] RW 0x0 ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS
[31] ??? 0x0 UNDEFINED

Field : ECC_RDataecc4BUS

Eccdata will be read to this register field.

Field Access Macros:

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB   0
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB   6
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH   7
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK   0x0000007f
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK   0xffffff80
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET   0x0
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_GET(value)   (((value) & 0x0000007f) >> 0)
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET(value)   (((value) << 0) & 0x0000007f)
 

Field : ECC_RDataecc5BUS

Eccdata will be read to this register field.

Field Access Macros:

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB   8
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB   14
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH   7
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK   0x00007f00
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK   0xffff80ff
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET   0x0
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_GET(value)   (((value) & 0x00007f00) >> 8)
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET(value)   (((value) << 8) & 0x00007f00)
 

Field : ECC_RDataecc6BUS

Eccdata will be read to this register field.

Field Access Macros:

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB   16
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB   22
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH   7
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK   0x007f0000
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK   0xff80ffff
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET   0x0
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_GET(value)   (((value) & 0x007f0000) >> 16)
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET(value)   (((value) << 16) & 0x007f0000)
 

Field : ECC_RDataecc7BUS

Eccdata will be read to this register field.

Field Access Macros:

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB   24
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB   30
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH   7
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK   0x7f000000
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK   0x80ffffff
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET   0x0
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_GET(value)   (((value) & 0x7f000000) >> 24)
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET(value)   (((value) << 24) & 0x7f000000)
 

Data Structures

struct  ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_s
 

Macros

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_RESET   0x00000000
 
#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_OFST   0x68
 

Typedefs

typedef struct
ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_s 
ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_t
 

Data Structure Documentation

struct ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS.

Data Fields
uint32_t ECC_RDataecc4BUS: 7 ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS
uint32_t __pad0__: 1 UNDEFINED
uint32_t ECC_RDataecc5BUS: 7 ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS
uint32_t __pad1__: 1 UNDEFINED
uint32_t ECC_RDataecc6BUS: 7 ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS
uint32_t __pad2__: 1 UNDEFINED
uint32_t ECC_RDataecc7BUS: 7 ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS
uint32_t __pad3__: 1 UNDEFINED

Macro Definitions

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB   0

The Least Significant Bit (LSB) position of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB   6

The Most Significant Bit (MSB) position of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH   7

The width in bits of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK   0x0000007f

The mask used to set the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS register field value.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK   0xffffff80

The mask used to clear the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS register field value.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET   0x0

The reset value of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_GET (   value)    (((value) & 0x0000007f) >> 0)

Extracts the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS field value from a register.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET (   value)    (((value) << 0) & 0x0000007f)

Produces a ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS register field value suitable for setting the register.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB   8

The Least Significant Bit (LSB) position of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB   14

The Most Significant Bit (MSB) position of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH   7

The width in bits of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK   0x00007f00

The mask used to set the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS register field value.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK   0xffff80ff

The mask used to clear the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS register field value.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET   0x0

The reset value of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_GET (   value)    (((value) & 0x00007f00) >> 8)

Extracts the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS field value from a register.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET (   value)    (((value) << 8) & 0x00007f00)

Produces a ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS register field value suitable for setting the register.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB   16

The Least Significant Bit (LSB) position of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB   22

The Most Significant Bit (MSB) position of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH   7

The width in bits of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK   0x007f0000

The mask used to set the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS register field value.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK   0xff80ffff

The mask used to clear the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS register field value.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET   0x0

The reset value of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_GET (   value)    (((value) & 0x007f0000) >> 16)

Extracts the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS field value from a register.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET (   value)    (((value) << 16) & 0x007f0000)

Produces a ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS register field value suitable for setting the register.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB   24

The Least Significant Bit (LSB) position of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB   30

The Most Significant Bit (MSB) position of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH   7

The width in bits of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK   0x7f000000

The mask used to set the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS register field value.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK   0x80ffffff

The mask used to clear the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS register field value.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET   0x0

The reset value of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS register field.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_GET (   value)    (((value) & 0x7f000000) >> 24)

Extracts the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS field value from a register.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET (   value)    (((value) << 24) & 0x7f000000)

Produces a ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS register field value suitable for setting the register.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_RESET   0x00000000

The reset value of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS register.

#define ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS_OFST   0x68

The byte offset of the ALT_ECC_EMAC1_TX_ECC_ECC_RDATAECC1BUS register from the beginning of the component.

Typedef Documentation