![]() |
Altera SoCAL
16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
|
Shows Available hardware features or attributes
Register Layout
Bits | Access | Reset | Description |
---|---|---|---|
[1:0] | R | 0x2 | ALT_NAND_PARAM_FEATURES_N_BANKS |
[5:2] | ??? | Unknown | UNDEFINED |
[6] | R | 0x1 | ALT_NAND_PARAM_FEATURES_DMA |
[7] | R | 0x1 | ALT_NAND_PARAM_FEATURES_CMD_DMA |
[8] | R | 0x0 | ALT_NAND_PARAM_FEATURES_PARTITION |
[9] | R | 0x0 | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND |
[10] | R | 0x0 | ALT_NAND_PARAM_FEATURES_GPREG |
[11] | R | 0x1 | ALT_NAND_PARAM_FEATURES_INDEX_ADDR |
[12] | R | 0x0 | ALT_NAND_PARAM_FEATURES_DFI_INTF |
[13] | R | 0x0 | ALT_NAND_PARAM_FEATURES_LBA |
[31:14] | ??? | Unknown | UNDEFINED |
Field : n_banks | |
Maximum number of banks supported by hardware. This is an encoded value. [list][*]0 - One bank [*]1 - Two banks [*]2 - Four banks [*]3 - Eight banks[/list] Field Access Macros: | |
#define | ALT_NAND_PARAM_FEATURES_N_BANKS_LSB 0 |
#define | ALT_NAND_PARAM_FEATURES_N_BANKS_MSB 1 |
#define | ALT_NAND_PARAM_FEATURES_N_BANKS_WIDTH 2 |
#define | ALT_NAND_PARAM_FEATURES_N_BANKS_SET_MSK 0x00000003 |
#define | ALT_NAND_PARAM_FEATURES_N_BANKS_CLR_MSK 0xfffffffc |
#define | ALT_NAND_PARAM_FEATURES_N_BANKS_RESET 0x2 |
#define | ALT_NAND_PARAM_FEATURES_N_BANKS_GET(value) (((value) & 0x00000003) >> 0) |
#define | ALT_NAND_PARAM_FEATURES_N_BANKS_SET(value) (((value) << 0) & 0x00000003) |
Field : dma | |
if set, DATA-DMA is present in hardware. Field Access Macros: | |
#define | ALT_NAND_PARAM_FEATURES_DMA_LSB 6 |
#define | ALT_NAND_PARAM_FEATURES_DMA_MSB 6 |
#define | ALT_NAND_PARAM_FEATURES_DMA_WIDTH 1 |
#define | ALT_NAND_PARAM_FEATURES_DMA_SET_MSK 0x00000040 |
#define | ALT_NAND_PARAM_FEATURES_DMA_CLR_MSK 0xffffffbf |
#define | ALT_NAND_PARAM_FEATURES_DMA_RESET 0x1 |
#define | ALT_NAND_PARAM_FEATURES_DMA_GET(value) (((value) & 0x00000040) >> 6) |
#define | ALT_NAND_PARAM_FEATURES_DMA_SET(value) (((value) << 6) & 0x00000040) |
Field : cmd_dma | |
if set, CMD-DMA is present in hardware. Field Access Macros: | |
#define | ALT_NAND_PARAM_FEATURES_CMD_DMA_LSB 7 |
#define | ALT_NAND_PARAM_FEATURES_CMD_DMA_MSB 7 |
#define | ALT_NAND_PARAM_FEATURES_CMD_DMA_WIDTH 1 |
#define | ALT_NAND_PARAM_FEATURES_CMD_DMA_SET_MSK 0x00000080 |
#define | ALT_NAND_PARAM_FEATURES_CMD_DMA_CLR_MSK 0xffffff7f |
#define | ALT_NAND_PARAM_FEATURES_CMD_DMA_RESET 0x1 |
#define | ALT_NAND_PARAM_FEATURES_CMD_DMA_GET(value) (((value) & 0x00000080) >> 7) |
#define | ALT_NAND_PARAM_FEATURES_CMD_DMA_SET(value) (((value) << 7) & 0x00000080) |
Field : partition | |
if set, Partition logic is present in hardware. Field Access Macros: | |
#define | ALT_NAND_PARAM_FEATURES_PARTITION_LSB 8 |
#define | ALT_NAND_PARAM_FEATURES_PARTITION_MSB 8 |
#define | ALT_NAND_PARAM_FEATURES_PARTITION_WIDTH 1 |
#define | ALT_NAND_PARAM_FEATURES_PARTITION_SET_MSK 0x00000100 |
#define | ALT_NAND_PARAM_FEATURES_PARTITION_CLR_MSK 0xfffffeff |
#define | ALT_NAND_PARAM_FEATURES_PARTITION_RESET 0x0 |
#define | ALT_NAND_PARAM_FEATURES_PARTITION_GET(value) (((value) & 0x00000100) >> 8) |
#define | ALT_NAND_PARAM_FEATURES_PARTITION_SET(value) (((value) << 8) & 0x00000100) |
Field : xdma_sideband | |
if set, Side band DMA signals are present in hardware. Field Access Macros: | |
#define | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_LSB 9 |
#define | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_MSB 9 |
#define | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_WIDTH 1 |
#define | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_SET_MSK 0x00000200 |
#define | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_CLR_MSK 0xfffffdff |
#define | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_RESET 0x0 |
#define | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_GET(value) (((value) & 0x00000200) >> 9) |
#define | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_SET(value) (((value) << 9) & 0x00000200) |
Field : gpreg | |
if set, General purpose registers are is present in hardware. Field Access Macros: | |
#define | ALT_NAND_PARAM_FEATURES_GPREG_LSB 10 |
#define | ALT_NAND_PARAM_FEATURES_GPREG_MSB 10 |
#define | ALT_NAND_PARAM_FEATURES_GPREG_WIDTH 1 |
#define | ALT_NAND_PARAM_FEATURES_GPREG_SET_MSK 0x00000400 |
#define | ALT_NAND_PARAM_FEATURES_GPREG_CLR_MSK 0xfffffbff |
#define | ALT_NAND_PARAM_FEATURES_GPREG_RESET 0x0 |
#define | ALT_NAND_PARAM_FEATURES_GPREG_GET(value) (((value) & 0x00000400) >> 10) |
#define | ALT_NAND_PARAM_FEATURES_GPREG_SET(value) (((value) << 10) & 0x00000400) |
Field : index_addr | |
if set, hardware support only Indexed addressing. Field Access Macros: | |
#define | ALT_NAND_PARAM_FEATURES_INDEX_ADDR_LSB 11 |
#define | ALT_NAND_PARAM_FEATURES_INDEX_ADDR_MSB 11 |
#define | ALT_NAND_PARAM_FEATURES_INDEX_ADDR_WIDTH 1 |
#define | ALT_NAND_PARAM_FEATURES_INDEX_ADDR_SET_MSK 0x00000800 |
#define | ALT_NAND_PARAM_FEATURES_INDEX_ADDR_CLR_MSK 0xfffff7ff |
#define | ALT_NAND_PARAM_FEATURES_INDEX_ADDR_RESET 0x1 |
#define | ALT_NAND_PARAM_FEATURES_INDEX_ADDR_GET(value) (((value) & 0x00000800) >> 11) |
#define | ALT_NAND_PARAM_FEATURES_INDEX_ADDR_SET(value) (((value) << 11) & 0x00000800) |
Field : dfi_intf | |
if set, hardware supports ONFI2.x synchronous interface. Field Access Macros: | |
#define | ALT_NAND_PARAM_FEATURES_DFI_INTF_LSB 12 |
#define | ALT_NAND_PARAM_FEATURES_DFI_INTF_MSB 12 |
#define | ALT_NAND_PARAM_FEATURES_DFI_INTF_WIDTH 1 |
#define | ALT_NAND_PARAM_FEATURES_DFI_INTF_SET_MSK 0x00001000 |
#define | ALT_NAND_PARAM_FEATURES_DFI_INTF_CLR_MSK 0xffffefff |
#define | ALT_NAND_PARAM_FEATURES_DFI_INTF_RESET 0x0 |
#define | ALT_NAND_PARAM_FEATURES_DFI_INTF_GET(value) (((value) & 0x00001000) >> 12) |
#define | ALT_NAND_PARAM_FEATURES_DFI_INTF_SET(value) (((value) << 12) & 0x00001000) |
Field : lba | |
if set, hardware supports Toshiba LBA devices. Field Access Macros: | |
#define | ALT_NAND_PARAM_FEATURES_LBA_LSB 13 |
#define | ALT_NAND_PARAM_FEATURES_LBA_MSB 13 |
#define | ALT_NAND_PARAM_FEATURES_LBA_WIDTH 1 |
#define | ALT_NAND_PARAM_FEATURES_LBA_SET_MSK 0x00002000 |
#define | ALT_NAND_PARAM_FEATURES_LBA_CLR_MSK 0xffffdfff |
#define | ALT_NAND_PARAM_FEATURES_LBA_RESET 0x0 |
#define | ALT_NAND_PARAM_FEATURES_LBA_GET(value) (((value) & 0x00002000) >> 13) |
#define | ALT_NAND_PARAM_FEATURES_LBA_SET(value) (((value) << 13) & 0x00002000) |
Data Structures | |
struct | ALT_NAND_PARAM_FEATURES_s |
Macros | |
#define | ALT_NAND_PARAM_FEATURES_RESET 0x000008c2 |
#define | ALT_NAND_PARAM_FEATURES_OFST 0xf0 |
Typedefs | |
typedef struct ALT_NAND_PARAM_FEATURES_s | ALT_NAND_PARAM_FEATURES_t |
struct ALT_NAND_PARAM_FEATURES_s |
WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.
The struct declaration for register ALT_NAND_PARAM_FEATURES.
Data Fields | ||
---|---|---|
const uint32_t | n_banks: 2 | ALT_NAND_PARAM_FEATURES_N_BANKS |
uint32_t | __pad0__: 4 | UNDEFINED |
const uint32_t | dma: 1 | ALT_NAND_PARAM_FEATURES_DMA |
const uint32_t | cmd_dma: 1 | ALT_NAND_PARAM_FEATURES_CMD_DMA |
const uint32_t | partition: 1 | ALT_NAND_PARAM_FEATURES_PARTITION |
const uint32_t | xdma_sideband: 1 | ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND |
const uint32_t | gpreg: 1 | ALT_NAND_PARAM_FEATURES_GPREG |
const uint32_t | index_addr: 1 | ALT_NAND_PARAM_FEATURES_INDEX_ADDR |
const uint32_t | dfi_intf: 1 | ALT_NAND_PARAM_FEATURES_DFI_INTF |
const uint32_t | lba: 1 | ALT_NAND_PARAM_FEATURES_LBA |
uint32_t | __pad1__: 18 | UNDEFINED |
#define ALT_NAND_PARAM_FEATURES_N_BANKS_LSB 0 |
The Least Significant Bit (LSB) position of the ALT_NAND_PARAM_FEATURES_N_BANKS register field.
#define ALT_NAND_PARAM_FEATURES_N_BANKS_MSB 1 |
The Most Significant Bit (MSB) position of the ALT_NAND_PARAM_FEATURES_N_BANKS register field.
#define ALT_NAND_PARAM_FEATURES_N_BANKS_WIDTH 2 |
The width in bits of the ALT_NAND_PARAM_FEATURES_N_BANKS register field.
#define ALT_NAND_PARAM_FEATURES_N_BANKS_SET_MSK 0x00000003 |
The mask used to set the ALT_NAND_PARAM_FEATURES_N_BANKS register field value.
#define ALT_NAND_PARAM_FEATURES_N_BANKS_CLR_MSK 0xfffffffc |
The mask used to clear the ALT_NAND_PARAM_FEATURES_N_BANKS register field value.
#define ALT_NAND_PARAM_FEATURES_N_BANKS_RESET 0x2 |
The reset value of the ALT_NAND_PARAM_FEATURES_N_BANKS register field.
#define ALT_NAND_PARAM_FEATURES_N_BANKS_GET | ( | value | ) | (((value) & 0x00000003) >> 0) |
Extracts the ALT_NAND_PARAM_FEATURES_N_BANKS field value from a register.
#define ALT_NAND_PARAM_FEATURES_N_BANKS_SET | ( | value | ) | (((value) << 0) & 0x00000003) |
Produces a ALT_NAND_PARAM_FEATURES_N_BANKS register field value suitable for setting the register.
#define ALT_NAND_PARAM_FEATURES_DMA_LSB 6 |
The Least Significant Bit (LSB) position of the ALT_NAND_PARAM_FEATURES_DMA register field.
#define ALT_NAND_PARAM_FEATURES_DMA_MSB 6 |
The Most Significant Bit (MSB) position of the ALT_NAND_PARAM_FEATURES_DMA register field.
#define ALT_NAND_PARAM_FEATURES_DMA_WIDTH 1 |
The width in bits of the ALT_NAND_PARAM_FEATURES_DMA register field.
#define ALT_NAND_PARAM_FEATURES_DMA_SET_MSK 0x00000040 |
The mask used to set the ALT_NAND_PARAM_FEATURES_DMA register field value.
#define ALT_NAND_PARAM_FEATURES_DMA_CLR_MSK 0xffffffbf |
The mask used to clear the ALT_NAND_PARAM_FEATURES_DMA register field value.
#define ALT_NAND_PARAM_FEATURES_DMA_RESET 0x1 |
The reset value of the ALT_NAND_PARAM_FEATURES_DMA register field.
#define ALT_NAND_PARAM_FEATURES_DMA_GET | ( | value | ) | (((value) & 0x00000040) >> 6) |
Extracts the ALT_NAND_PARAM_FEATURES_DMA field value from a register.
#define ALT_NAND_PARAM_FEATURES_DMA_SET | ( | value | ) | (((value) << 6) & 0x00000040) |
Produces a ALT_NAND_PARAM_FEATURES_DMA register field value suitable for setting the register.
#define ALT_NAND_PARAM_FEATURES_CMD_DMA_LSB 7 |
The Least Significant Bit (LSB) position of the ALT_NAND_PARAM_FEATURES_CMD_DMA register field.
#define ALT_NAND_PARAM_FEATURES_CMD_DMA_MSB 7 |
The Most Significant Bit (MSB) position of the ALT_NAND_PARAM_FEATURES_CMD_DMA register field.
#define ALT_NAND_PARAM_FEATURES_CMD_DMA_WIDTH 1 |
The width in bits of the ALT_NAND_PARAM_FEATURES_CMD_DMA register field.
#define ALT_NAND_PARAM_FEATURES_CMD_DMA_SET_MSK 0x00000080 |
The mask used to set the ALT_NAND_PARAM_FEATURES_CMD_DMA register field value.
#define ALT_NAND_PARAM_FEATURES_CMD_DMA_CLR_MSK 0xffffff7f |
The mask used to clear the ALT_NAND_PARAM_FEATURES_CMD_DMA register field value.
#define ALT_NAND_PARAM_FEATURES_CMD_DMA_RESET 0x1 |
The reset value of the ALT_NAND_PARAM_FEATURES_CMD_DMA register field.
#define ALT_NAND_PARAM_FEATURES_CMD_DMA_GET | ( | value | ) | (((value) & 0x00000080) >> 7) |
Extracts the ALT_NAND_PARAM_FEATURES_CMD_DMA field value from a register.
#define ALT_NAND_PARAM_FEATURES_CMD_DMA_SET | ( | value | ) | (((value) << 7) & 0x00000080) |
Produces a ALT_NAND_PARAM_FEATURES_CMD_DMA register field value suitable for setting the register.
#define ALT_NAND_PARAM_FEATURES_PARTITION_LSB 8 |
The Least Significant Bit (LSB) position of the ALT_NAND_PARAM_FEATURES_PARTITION register field.
#define ALT_NAND_PARAM_FEATURES_PARTITION_MSB 8 |
The Most Significant Bit (MSB) position of the ALT_NAND_PARAM_FEATURES_PARTITION register field.
#define ALT_NAND_PARAM_FEATURES_PARTITION_WIDTH 1 |
The width in bits of the ALT_NAND_PARAM_FEATURES_PARTITION register field.
#define ALT_NAND_PARAM_FEATURES_PARTITION_SET_MSK 0x00000100 |
The mask used to set the ALT_NAND_PARAM_FEATURES_PARTITION register field value.
#define ALT_NAND_PARAM_FEATURES_PARTITION_CLR_MSK 0xfffffeff |
The mask used to clear the ALT_NAND_PARAM_FEATURES_PARTITION register field value.
#define ALT_NAND_PARAM_FEATURES_PARTITION_RESET 0x0 |
The reset value of the ALT_NAND_PARAM_FEATURES_PARTITION register field.
#define ALT_NAND_PARAM_FEATURES_PARTITION_GET | ( | value | ) | (((value) & 0x00000100) >> 8) |
Extracts the ALT_NAND_PARAM_FEATURES_PARTITION field value from a register.
#define ALT_NAND_PARAM_FEATURES_PARTITION_SET | ( | value | ) | (((value) << 8) & 0x00000100) |
Produces a ALT_NAND_PARAM_FEATURES_PARTITION register field value suitable for setting the register.
#define ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_LSB 9 |
The Least Significant Bit (LSB) position of the ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND register field.
#define ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_MSB 9 |
The Most Significant Bit (MSB) position of the ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND register field.
#define ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_WIDTH 1 |
The width in bits of the ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND register field.
#define ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_SET_MSK 0x00000200 |
The mask used to set the ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND register field value.
#define ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_CLR_MSK 0xfffffdff |
The mask used to clear the ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND register field value.
#define ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_RESET 0x0 |
The reset value of the ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND register field.
#define ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_GET | ( | value | ) | (((value) & 0x00000200) >> 9) |
Extracts the ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND field value from a register.
#define ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND_SET | ( | value | ) | (((value) << 9) & 0x00000200) |
Produces a ALT_NAND_PARAM_FEATURES_XDMA_SIDEBAND register field value suitable for setting the register.
#define ALT_NAND_PARAM_FEATURES_GPREG_LSB 10 |
The Least Significant Bit (LSB) position of the ALT_NAND_PARAM_FEATURES_GPREG register field.
#define ALT_NAND_PARAM_FEATURES_GPREG_MSB 10 |
The Most Significant Bit (MSB) position of the ALT_NAND_PARAM_FEATURES_GPREG register field.
#define ALT_NAND_PARAM_FEATURES_GPREG_WIDTH 1 |
The width in bits of the ALT_NAND_PARAM_FEATURES_GPREG register field.
#define ALT_NAND_PARAM_FEATURES_GPREG_SET_MSK 0x00000400 |
The mask used to set the ALT_NAND_PARAM_FEATURES_GPREG register field value.
#define ALT_NAND_PARAM_FEATURES_GPREG_CLR_MSK 0xfffffbff |
The mask used to clear the ALT_NAND_PARAM_FEATURES_GPREG register field value.
#define ALT_NAND_PARAM_FEATURES_GPREG_RESET 0x0 |
The reset value of the ALT_NAND_PARAM_FEATURES_GPREG register field.
#define ALT_NAND_PARAM_FEATURES_GPREG_GET | ( | value | ) | (((value) & 0x00000400) >> 10) |
Extracts the ALT_NAND_PARAM_FEATURES_GPREG field value from a register.
#define ALT_NAND_PARAM_FEATURES_GPREG_SET | ( | value | ) | (((value) << 10) & 0x00000400) |
Produces a ALT_NAND_PARAM_FEATURES_GPREG register field value suitable for setting the register.
#define ALT_NAND_PARAM_FEATURES_INDEX_ADDR_LSB 11 |
The Least Significant Bit (LSB) position of the ALT_NAND_PARAM_FEATURES_INDEX_ADDR register field.
#define ALT_NAND_PARAM_FEATURES_INDEX_ADDR_MSB 11 |
The Most Significant Bit (MSB) position of the ALT_NAND_PARAM_FEATURES_INDEX_ADDR register field.
#define ALT_NAND_PARAM_FEATURES_INDEX_ADDR_WIDTH 1 |
The width in bits of the ALT_NAND_PARAM_FEATURES_INDEX_ADDR register field.
#define ALT_NAND_PARAM_FEATURES_INDEX_ADDR_SET_MSK 0x00000800 |
The mask used to set the ALT_NAND_PARAM_FEATURES_INDEX_ADDR register field value.
#define ALT_NAND_PARAM_FEATURES_INDEX_ADDR_CLR_MSK 0xfffff7ff |
The mask used to clear the ALT_NAND_PARAM_FEATURES_INDEX_ADDR register field value.
#define ALT_NAND_PARAM_FEATURES_INDEX_ADDR_RESET 0x1 |
The reset value of the ALT_NAND_PARAM_FEATURES_INDEX_ADDR register field.
#define ALT_NAND_PARAM_FEATURES_INDEX_ADDR_GET | ( | value | ) | (((value) & 0x00000800) >> 11) |
Extracts the ALT_NAND_PARAM_FEATURES_INDEX_ADDR field value from a register.
#define ALT_NAND_PARAM_FEATURES_INDEX_ADDR_SET | ( | value | ) | (((value) << 11) & 0x00000800) |
Produces a ALT_NAND_PARAM_FEATURES_INDEX_ADDR register field value suitable for setting the register.
#define ALT_NAND_PARAM_FEATURES_DFI_INTF_LSB 12 |
The Least Significant Bit (LSB) position of the ALT_NAND_PARAM_FEATURES_DFI_INTF register field.
#define ALT_NAND_PARAM_FEATURES_DFI_INTF_MSB 12 |
The Most Significant Bit (MSB) position of the ALT_NAND_PARAM_FEATURES_DFI_INTF register field.
#define ALT_NAND_PARAM_FEATURES_DFI_INTF_WIDTH 1 |
The width in bits of the ALT_NAND_PARAM_FEATURES_DFI_INTF register field.
#define ALT_NAND_PARAM_FEATURES_DFI_INTF_SET_MSK 0x00001000 |
The mask used to set the ALT_NAND_PARAM_FEATURES_DFI_INTF register field value.
#define ALT_NAND_PARAM_FEATURES_DFI_INTF_CLR_MSK 0xffffefff |
The mask used to clear the ALT_NAND_PARAM_FEATURES_DFI_INTF register field value.
#define ALT_NAND_PARAM_FEATURES_DFI_INTF_RESET 0x0 |
The reset value of the ALT_NAND_PARAM_FEATURES_DFI_INTF register field.
#define ALT_NAND_PARAM_FEATURES_DFI_INTF_GET | ( | value | ) | (((value) & 0x00001000) >> 12) |
Extracts the ALT_NAND_PARAM_FEATURES_DFI_INTF field value from a register.
#define ALT_NAND_PARAM_FEATURES_DFI_INTF_SET | ( | value | ) | (((value) << 12) & 0x00001000) |
Produces a ALT_NAND_PARAM_FEATURES_DFI_INTF register field value suitable for setting the register.
#define ALT_NAND_PARAM_FEATURES_LBA_LSB 13 |
The Least Significant Bit (LSB) position of the ALT_NAND_PARAM_FEATURES_LBA register field.
#define ALT_NAND_PARAM_FEATURES_LBA_MSB 13 |
The Most Significant Bit (MSB) position of the ALT_NAND_PARAM_FEATURES_LBA register field.
#define ALT_NAND_PARAM_FEATURES_LBA_WIDTH 1 |
The width in bits of the ALT_NAND_PARAM_FEATURES_LBA register field.
#define ALT_NAND_PARAM_FEATURES_LBA_SET_MSK 0x00002000 |
The mask used to set the ALT_NAND_PARAM_FEATURES_LBA register field value.
#define ALT_NAND_PARAM_FEATURES_LBA_CLR_MSK 0xffffdfff |
The mask used to clear the ALT_NAND_PARAM_FEATURES_LBA register field value.
#define ALT_NAND_PARAM_FEATURES_LBA_RESET 0x0 |
The reset value of the ALT_NAND_PARAM_FEATURES_LBA register field.
#define ALT_NAND_PARAM_FEATURES_LBA_GET | ( | value | ) | (((value) & 0x00002000) >> 13) |
Extracts the ALT_NAND_PARAM_FEATURES_LBA field value from a register.
#define ALT_NAND_PARAM_FEATURES_LBA_SET | ( | value | ) | (((value) << 13) & 0x00002000) |
Produces a ALT_NAND_PARAM_FEATURES_LBA register field value suitable for setting the register.
#define ALT_NAND_PARAM_FEATURES_RESET 0x000008c2 |
The reset value of the ALT_NAND_PARAM_FEATURES register.
#define ALT_NAND_PARAM_FEATURES_OFST 0xf0 |
The byte offset of the ALT_NAND_PARAM_FEATURES register from the beginning of the component.
typedef struct ALT_NAND_PARAM_FEATURES_s ALT_NAND_PARAM_FEATURES_t |
The typedef declaration for register ALT_NAND_PARAM_FEATURES.