Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : Miscellaneous Module Reset Register - miscmodrst

Description

The MISCMODRST register is used by software to trigger module resets (individual module reset signals). Software explicitly asserts and de-asserts module reset signals by writing bits in the appropriate *MODRST register. It is up to software to ensure module reset signals are asserted for the appropriate length of time and are de-asserted in the correct order. It is also up to software to not assert a module reset signal that would prevent software from de-asserting the module reset signal. For example, software should not assert the module reset to the CPU executing the software.

Software writes a bit to 1 to assert the module reset signal and to 0 to de- assert the module reset signal.

All fields are only reset by a cold reset

Register Layout

Bits Access Reset Description
[0] RW 0x0 Boot ROM
[1] RW 0x0 On-chip RAM
[2] RW 0x0 System Manager (Cold or Warm)
[3] RW 0x0 System Manager (Cold-only)
[4] RW 0x0 FPGA Manager
[5] RW 0x0 ACP ID Mapper
[6] RW 0x0 HPS to FPGA Core (Cold or Warm)
[7] RW 0x0 HPS to FPGA Core (Cold-only)
[8] RW 0x0 nRST Pin
[9] RW 0x0 Timestamp
[10] RW 0x0 Clock Manager
[11] RW 0x0 Scan Manager
[12] RW 0x0 Freeze Controller
[13] RW 0x0 System/Debug
[14] RW 0x0 Debug
[15] RW 0x0 TAP Controller
[16] RW 0x0 SDRAM Controller Subsystem Cold Reset
[31:17] ??? 0x0 UNDEFINED

Field : Boot ROM - rom

Resets Boot ROM

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_ROM_LSB   0
 
#define ALT_RSTMGR_MISCMODRST_ROM_MSB   0
 
#define ALT_RSTMGR_MISCMODRST_ROM_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_ROM_SET_MSK   0x00000001
 
#define ALT_RSTMGR_MISCMODRST_ROM_CLR_MSK   0xfffffffe
 
#define ALT_RSTMGR_MISCMODRST_ROM_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_ROM_GET(value)   (((value) & 0x00000001) >> 0)
 
#define ALT_RSTMGR_MISCMODRST_ROM_SET(value)   (((value) << 0) & 0x00000001)
 

Field : On-chip RAM - ocram

Resets On-chip RAM

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_OCRAM_LSB   1
 
#define ALT_RSTMGR_MISCMODRST_OCRAM_MSB   1
 
#define ALT_RSTMGR_MISCMODRST_OCRAM_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_OCRAM_SET_MSK   0x00000002
 
#define ALT_RSTMGR_MISCMODRST_OCRAM_CLR_MSK   0xfffffffd
 
#define ALT_RSTMGR_MISCMODRST_OCRAM_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_OCRAM_GET(value)   (((value) & 0x00000002) >> 1)
 
#define ALT_RSTMGR_MISCMODRST_OCRAM_SET(value)   (((value) << 1) & 0x00000002)
 

Field : System Manager (Cold or Warm) - sysmgr

Resets logic in System Manager that doesn't differentiate between cold and warm resets

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_SYSMGR_LSB   2
 
#define ALT_RSTMGR_MISCMODRST_SYSMGR_MSB   2
 
#define ALT_RSTMGR_MISCMODRST_SYSMGR_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_SYSMGR_SET_MSK   0x00000004
 
#define ALT_RSTMGR_MISCMODRST_SYSMGR_CLR_MSK   0xfffffffb
 
#define ALT_RSTMGR_MISCMODRST_SYSMGR_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_SYSMGR_GET(value)   (((value) & 0x00000004) >> 2)
 
#define ALT_RSTMGR_MISCMODRST_SYSMGR_SET(value)   (((value) << 2) & 0x00000004)
 

Field : System Manager (Cold-only) - sysmgrcold

Resets logic in System Manager that is only reset by a cold reset (ignores warm reset)

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_LSB   3
 
#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_MSB   3
 
#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_SET_MSK   0x00000008
 
#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_CLR_MSK   0xfffffff7
 
#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_GET(value)   (((value) & 0x00000008) >> 3)
 
#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_SET(value)   (((value) << 3) & 0x00000008)
 

Field : FPGA Manager - fpgamgr

Resets FPGA Manager

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_FPGAMGR_LSB   4
 
#define ALT_RSTMGR_MISCMODRST_FPGAMGR_MSB   4
 
#define ALT_RSTMGR_MISCMODRST_FPGAMGR_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_FPGAMGR_SET_MSK   0x00000010
 
#define ALT_RSTMGR_MISCMODRST_FPGAMGR_CLR_MSK   0xffffffef
 
#define ALT_RSTMGR_MISCMODRST_FPGAMGR_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_FPGAMGR_GET(value)   (((value) & 0x00000010) >> 4)
 
#define ALT_RSTMGR_MISCMODRST_FPGAMGR_SET(value)   (((value) << 4) & 0x00000010)
 

Field : ACP ID Mapper - acpidmap

Resets ACP ID Mapper

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_LSB   5
 
#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_MSB   5
 
#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_SET_MSK   0x00000020
 
#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_CLR_MSK   0xffffffdf
 
#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_GET(value)   (((value) & 0x00000020) >> 5)
 
#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_SET(value)   (((value) << 5) & 0x00000020)
 

Field : HPS to FPGA Core (Cold or Warm) - s2f

Resets logic in FPGA core that doesn't differentiate between HPS cold and warm resets (h2f_rst_n = 1)

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_S2F_LSB   6
 
#define ALT_RSTMGR_MISCMODRST_S2F_MSB   6
 
#define ALT_RSTMGR_MISCMODRST_S2F_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_S2F_SET_MSK   0x00000040
 
#define ALT_RSTMGR_MISCMODRST_S2F_CLR_MSK   0xffffffbf
 
#define ALT_RSTMGR_MISCMODRST_S2F_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_S2F_GET(value)   (((value) & 0x00000040) >> 6)
 
#define ALT_RSTMGR_MISCMODRST_S2F_SET(value)   (((value) << 6) & 0x00000040)
 

Field : HPS to FPGA Core (Cold-only) - s2fcold

Resets logic in FPGA core that is only reset by a cold reset (ignores warm reset) (h2f_cold_rst_n = 1)

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_S2FCOLD_LSB   7
 
#define ALT_RSTMGR_MISCMODRST_S2FCOLD_MSB   7
 
#define ALT_RSTMGR_MISCMODRST_S2FCOLD_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_S2FCOLD_SET_MSK   0x00000080
 
#define ALT_RSTMGR_MISCMODRST_S2FCOLD_CLR_MSK   0xffffff7f
 
#define ALT_RSTMGR_MISCMODRST_S2FCOLD_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_S2FCOLD_GET(value)   (((value) & 0x00000080) >> 7)
 
#define ALT_RSTMGR_MISCMODRST_S2FCOLD_SET(value)   (((value) << 7) & 0x00000080)
 

Field : nRST Pin - nrstpin

Pulls nRST pin low

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_NRSTPIN_LSB   8
 
#define ALT_RSTMGR_MISCMODRST_NRSTPIN_MSB   8
 
#define ALT_RSTMGR_MISCMODRST_NRSTPIN_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_NRSTPIN_SET_MSK   0x00000100
 
#define ALT_RSTMGR_MISCMODRST_NRSTPIN_CLR_MSK   0xfffffeff
 
#define ALT_RSTMGR_MISCMODRST_NRSTPIN_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_NRSTPIN_GET(value)   (((value) & 0x00000100) >> 8)
 
#define ALT_RSTMGR_MISCMODRST_NRSTPIN_SET(value)   (((value) << 8) & 0x00000100)
 

Field : Timestamp - timestampcold

Resets debug timestamp to 0 (cold reset only)

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_TSCOLD_LSB   9
 
#define ALT_RSTMGR_MISCMODRST_TSCOLD_MSB   9
 
#define ALT_RSTMGR_MISCMODRST_TSCOLD_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_TSCOLD_SET_MSK   0x00000200
 
#define ALT_RSTMGR_MISCMODRST_TSCOLD_CLR_MSK   0xfffffdff
 
#define ALT_RSTMGR_MISCMODRST_TSCOLD_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_TSCOLD_GET(value)   (((value) & 0x00000200) >> 9)
 
#define ALT_RSTMGR_MISCMODRST_TSCOLD_SET(value)   (((value) << 9) & 0x00000200)
 

Field : Clock Manager - clkmgrcold

Resets Clock Manager (cold reset only)

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_LSB   10
 
#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_MSB   10
 
#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_SET_MSK   0x00000400
 
#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_CLR_MSK   0xfffffbff
 
#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_GET(value)   (((value) & 0x00000400) >> 10)
 
#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_SET(value)   (((value) << 10) & 0x00000400)
 

Field : Scan Manager - scanmgr

Resets Scan Manager

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_SCANMGR_LSB   11
 
#define ALT_RSTMGR_MISCMODRST_SCANMGR_MSB   11
 
#define ALT_RSTMGR_MISCMODRST_SCANMGR_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_SCANMGR_SET_MSK   0x00000800
 
#define ALT_RSTMGR_MISCMODRST_SCANMGR_CLR_MSK   0xfffff7ff
 
#define ALT_RSTMGR_MISCMODRST_SCANMGR_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_SCANMGR_GET(value)   (((value) & 0x00000800) >> 11)
 
#define ALT_RSTMGR_MISCMODRST_SCANMGR_SET(value)   (((value) << 11) & 0x00000800)
 

Field : Freeze Controller - frzctrlcold

Resets Freeze Controller in System Manager (cold reset only)

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_LSB   12
 
#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_MSB   12
 
#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_SET_MSK   0x00001000
 
#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_CLR_MSK   0xffffefff
 
#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_GET(value)   (((value) & 0x00001000) >> 12)
 
#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_SET(value)   (((value) << 12) & 0x00001000)
 

Field : System/Debug - sysdbg

Resets logic that spans the system and debug domains.

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_SYSDBG_LSB   13
 
#define ALT_RSTMGR_MISCMODRST_SYSDBG_MSB   13
 
#define ALT_RSTMGR_MISCMODRST_SYSDBG_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_SYSDBG_SET_MSK   0x00002000
 
#define ALT_RSTMGR_MISCMODRST_SYSDBG_CLR_MSK   0xffffdfff
 
#define ALT_RSTMGR_MISCMODRST_SYSDBG_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_SYSDBG_GET(value)   (((value) & 0x00002000) >> 13)
 
#define ALT_RSTMGR_MISCMODRST_SYSDBG_SET(value)   (((value) << 13) & 0x00002000)
 

Field : Debug - dbg

Resets logic located only in the debug domain.

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_DBG_LSB   14
 
#define ALT_RSTMGR_MISCMODRST_DBG_MSB   14
 
#define ALT_RSTMGR_MISCMODRST_DBG_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_DBG_SET_MSK   0x00004000
 
#define ALT_RSTMGR_MISCMODRST_DBG_CLR_MSK   0xffffbfff
 
#define ALT_RSTMGR_MISCMODRST_DBG_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_DBG_GET(value)   (((value) & 0x00004000) >> 14)
 
#define ALT_RSTMGR_MISCMODRST_DBG_SET(value)   (((value) << 14) & 0x00004000)
 

Field : TAP Controller - tapcold

Resets portion of DAP JTAG TAP controller no reset by a debug probe reset (i.e. nTRST pin). Cold reset only.

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_TAPCOLD_LSB   15
 
#define ALT_RSTMGR_MISCMODRST_TAPCOLD_MSB   15
 
#define ALT_RSTMGR_MISCMODRST_TAPCOLD_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_TAPCOLD_SET_MSK   0x00008000
 
#define ALT_RSTMGR_MISCMODRST_TAPCOLD_CLR_MSK   0xffff7fff
 
#define ALT_RSTMGR_MISCMODRST_TAPCOLD_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_TAPCOLD_GET(value)   (((value) & 0x00008000) >> 15)
 
#define ALT_RSTMGR_MISCMODRST_TAPCOLD_SET(value)   (((value) << 15) & 0x00008000)
 

Field : SDRAM Controller Subsystem Cold Reset - sdrcold

Resets logic in SDRAM Controller Subsystem affected only by a cold reset.

Field Access Macros:

#define ALT_RSTMGR_MISCMODRST_SDRCOLD_LSB   16
 
#define ALT_RSTMGR_MISCMODRST_SDRCOLD_MSB   16
 
#define ALT_RSTMGR_MISCMODRST_SDRCOLD_WIDTH   1
 
#define ALT_RSTMGR_MISCMODRST_SDRCOLD_SET_MSK   0x00010000
 
#define ALT_RSTMGR_MISCMODRST_SDRCOLD_CLR_MSK   0xfffeffff
 
#define ALT_RSTMGR_MISCMODRST_SDRCOLD_RESET   0x0
 
#define ALT_RSTMGR_MISCMODRST_SDRCOLD_GET(value)   (((value) & 0x00010000) >> 16)
 
#define ALT_RSTMGR_MISCMODRST_SDRCOLD_SET(value)   (((value) << 16) & 0x00010000)
 

Data Structures

struct  ALT_RSTMGR_MISCMODRST_s
 

Macros

#define ALT_RSTMGR_MISCMODRST_OFST   0x20
 

Typedefs

typedef struct
ALT_RSTMGR_MISCMODRST_s 
ALT_RSTMGR_MISCMODRST_t
 

Data Structure Documentation

struct ALT_RSTMGR_MISCMODRST_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_RSTMGR_MISCMODRST.

Data Fields
uint32_t rom: 1 Boot ROM
uint32_t ocram: 1 On-chip RAM
uint32_t sysmgr: 1 System Manager (Cold or Warm)
uint32_t sysmgrcold: 1 System Manager (Cold-only)
uint32_t fpgamgr: 1 FPGA Manager
uint32_t acpidmap: 1 ACP ID Mapper
uint32_t s2f: 1 HPS to FPGA Core (Cold or Warm)
uint32_t s2fcold: 1 HPS to FPGA Core (Cold-only)
uint32_t nrstpin: 1 nRST Pin
uint32_t timestampcold: 1 Timestamp
uint32_t clkmgrcold: 1 Clock Manager
uint32_t scanmgr: 1 Scan Manager
uint32_t frzctrlcold: 1 Freeze Controller
uint32_t sysdbg: 1 System/Debug
uint32_t dbg: 1 Debug
uint32_t tapcold: 1 TAP Controller
uint32_t sdrcold: 1 SDRAM Controller Subsystem Cold Reset
uint32_t __pad0__: 15 UNDEFINED

Macro Definitions

#define ALT_RSTMGR_MISCMODRST_ROM_LSB   0

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_ROM register field.

#define ALT_RSTMGR_MISCMODRST_ROM_MSB   0

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_ROM register field.

#define ALT_RSTMGR_MISCMODRST_ROM_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_ROM register field.

#define ALT_RSTMGR_MISCMODRST_ROM_SET_MSK   0x00000001

The mask used to set the ALT_RSTMGR_MISCMODRST_ROM register field value.

#define ALT_RSTMGR_MISCMODRST_ROM_CLR_MSK   0xfffffffe

The mask used to clear the ALT_RSTMGR_MISCMODRST_ROM register field value.

#define ALT_RSTMGR_MISCMODRST_ROM_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_ROM register field.

#define ALT_RSTMGR_MISCMODRST_ROM_GET (   value)    (((value) & 0x00000001) >> 0)

Extracts the ALT_RSTMGR_MISCMODRST_ROM field value from a register.

#define ALT_RSTMGR_MISCMODRST_ROM_SET (   value)    (((value) << 0) & 0x00000001)

Produces a ALT_RSTMGR_MISCMODRST_ROM register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_OCRAM_LSB   1

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_OCRAM register field.

#define ALT_RSTMGR_MISCMODRST_OCRAM_MSB   1

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_OCRAM register field.

#define ALT_RSTMGR_MISCMODRST_OCRAM_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_OCRAM register field.

#define ALT_RSTMGR_MISCMODRST_OCRAM_SET_MSK   0x00000002

The mask used to set the ALT_RSTMGR_MISCMODRST_OCRAM register field value.

#define ALT_RSTMGR_MISCMODRST_OCRAM_CLR_MSK   0xfffffffd

The mask used to clear the ALT_RSTMGR_MISCMODRST_OCRAM register field value.

#define ALT_RSTMGR_MISCMODRST_OCRAM_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_OCRAM register field.

#define ALT_RSTMGR_MISCMODRST_OCRAM_GET (   value)    (((value) & 0x00000002) >> 1)

Extracts the ALT_RSTMGR_MISCMODRST_OCRAM field value from a register.

#define ALT_RSTMGR_MISCMODRST_OCRAM_SET (   value)    (((value) << 1) & 0x00000002)

Produces a ALT_RSTMGR_MISCMODRST_OCRAM register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_SYSMGR_LSB   2

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_SYSMGR register field.

#define ALT_RSTMGR_MISCMODRST_SYSMGR_MSB   2

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_SYSMGR register field.

#define ALT_RSTMGR_MISCMODRST_SYSMGR_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_SYSMGR register field.

#define ALT_RSTMGR_MISCMODRST_SYSMGR_SET_MSK   0x00000004

The mask used to set the ALT_RSTMGR_MISCMODRST_SYSMGR register field value.

#define ALT_RSTMGR_MISCMODRST_SYSMGR_CLR_MSK   0xfffffffb

The mask used to clear the ALT_RSTMGR_MISCMODRST_SYSMGR register field value.

#define ALT_RSTMGR_MISCMODRST_SYSMGR_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_SYSMGR register field.

#define ALT_RSTMGR_MISCMODRST_SYSMGR_GET (   value)    (((value) & 0x00000004) >> 2)

Extracts the ALT_RSTMGR_MISCMODRST_SYSMGR field value from a register.

#define ALT_RSTMGR_MISCMODRST_SYSMGR_SET (   value)    (((value) << 2) & 0x00000004)

Produces a ALT_RSTMGR_MISCMODRST_SYSMGR register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_LSB   3

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_SYSMGRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_MSB   3

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_SYSMGRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_SYSMGRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_SET_MSK   0x00000008

The mask used to set the ALT_RSTMGR_MISCMODRST_SYSMGRCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_CLR_MSK   0xfffffff7

The mask used to clear the ALT_RSTMGR_MISCMODRST_SYSMGRCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_SYSMGRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_GET (   value)    (((value) & 0x00000008) >> 3)

Extracts the ALT_RSTMGR_MISCMODRST_SYSMGRCOLD field value from a register.

#define ALT_RSTMGR_MISCMODRST_SYSMGRCOLD_SET (   value)    (((value) << 3) & 0x00000008)

Produces a ALT_RSTMGR_MISCMODRST_SYSMGRCOLD register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_FPGAMGR_LSB   4

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_FPGAMGR register field.

#define ALT_RSTMGR_MISCMODRST_FPGAMGR_MSB   4

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_FPGAMGR register field.

#define ALT_RSTMGR_MISCMODRST_FPGAMGR_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_FPGAMGR register field.

#define ALT_RSTMGR_MISCMODRST_FPGAMGR_SET_MSK   0x00000010

The mask used to set the ALT_RSTMGR_MISCMODRST_FPGAMGR register field value.

#define ALT_RSTMGR_MISCMODRST_FPGAMGR_CLR_MSK   0xffffffef

The mask used to clear the ALT_RSTMGR_MISCMODRST_FPGAMGR register field value.

#define ALT_RSTMGR_MISCMODRST_FPGAMGR_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_FPGAMGR register field.

#define ALT_RSTMGR_MISCMODRST_FPGAMGR_GET (   value)    (((value) & 0x00000010) >> 4)

Extracts the ALT_RSTMGR_MISCMODRST_FPGAMGR field value from a register.

#define ALT_RSTMGR_MISCMODRST_FPGAMGR_SET (   value)    (((value) << 4) & 0x00000010)

Produces a ALT_RSTMGR_MISCMODRST_FPGAMGR register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_LSB   5

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_ACPIDMAP register field.

#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_MSB   5

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_ACPIDMAP register field.

#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_ACPIDMAP register field.

#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_SET_MSK   0x00000020

The mask used to set the ALT_RSTMGR_MISCMODRST_ACPIDMAP register field value.

#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_CLR_MSK   0xffffffdf

The mask used to clear the ALT_RSTMGR_MISCMODRST_ACPIDMAP register field value.

#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_ACPIDMAP register field.

#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_GET (   value)    (((value) & 0x00000020) >> 5)

Extracts the ALT_RSTMGR_MISCMODRST_ACPIDMAP field value from a register.

#define ALT_RSTMGR_MISCMODRST_ACPIDMAP_SET (   value)    (((value) << 5) & 0x00000020)

Produces a ALT_RSTMGR_MISCMODRST_ACPIDMAP register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_S2F_LSB   6

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_S2F register field.

#define ALT_RSTMGR_MISCMODRST_S2F_MSB   6

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_S2F register field.

#define ALT_RSTMGR_MISCMODRST_S2F_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_S2F register field.

#define ALT_RSTMGR_MISCMODRST_S2F_SET_MSK   0x00000040

The mask used to set the ALT_RSTMGR_MISCMODRST_S2F register field value.

#define ALT_RSTMGR_MISCMODRST_S2F_CLR_MSK   0xffffffbf

The mask used to clear the ALT_RSTMGR_MISCMODRST_S2F register field value.

#define ALT_RSTMGR_MISCMODRST_S2F_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_S2F register field.

#define ALT_RSTMGR_MISCMODRST_S2F_GET (   value)    (((value) & 0x00000040) >> 6)

Extracts the ALT_RSTMGR_MISCMODRST_S2F field value from a register.

#define ALT_RSTMGR_MISCMODRST_S2F_SET (   value)    (((value) << 6) & 0x00000040)

Produces a ALT_RSTMGR_MISCMODRST_S2F register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_S2FCOLD_LSB   7

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_S2FCOLD register field.

#define ALT_RSTMGR_MISCMODRST_S2FCOLD_MSB   7

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_S2FCOLD register field.

#define ALT_RSTMGR_MISCMODRST_S2FCOLD_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_S2FCOLD register field.

#define ALT_RSTMGR_MISCMODRST_S2FCOLD_SET_MSK   0x00000080

The mask used to set the ALT_RSTMGR_MISCMODRST_S2FCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_S2FCOLD_CLR_MSK   0xffffff7f

The mask used to clear the ALT_RSTMGR_MISCMODRST_S2FCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_S2FCOLD_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_S2FCOLD register field.

#define ALT_RSTMGR_MISCMODRST_S2FCOLD_GET (   value)    (((value) & 0x00000080) >> 7)

Extracts the ALT_RSTMGR_MISCMODRST_S2FCOLD field value from a register.

#define ALT_RSTMGR_MISCMODRST_S2FCOLD_SET (   value)    (((value) << 7) & 0x00000080)

Produces a ALT_RSTMGR_MISCMODRST_S2FCOLD register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_NRSTPIN_LSB   8

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_NRSTPIN register field.

#define ALT_RSTMGR_MISCMODRST_NRSTPIN_MSB   8

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_NRSTPIN register field.

#define ALT_RSTMGR_MISCMODRST_NRSTPIN_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_NRSTPIN register field.

#define ALT_RSTMGR_MISCMODRST_NRSTPIN_SET_MSK   0x00000100

The mask used to set the ALT_RSTMGR_MISCMODRST_NRSTPIN register field value.

#define ALT_RSTMGR_MISCMODRST_NRSTPIN_CLR_MSK   0xfffffeff

The mask used to clear the ALT_RSTMGR_MISCMODRST_NRSTPIN register field value.

#define ALT_RSTMGR_MISCMODRST_NRSTPIN_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_NRSTPIN register field.

#define ALT_RSTMGR_MISCMODRST_NRSTPIN_GET (   value)    (((value) & 0x00000100) >> 8)

Extracts the ALT_RSTMGR_MISCMODRST_NRSTPIN field value from a register.

#define ALT_RSTMGR_MISCMODRST_NRSTPIN_SET (   value)    (((value) << 8) & 0x00000100)

Produces a ALT_RSTMGR_MISCMODRST_NRSTPIN register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_TSCOLD_LSB   9

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_TSCOLD register field.

#define ALT_RSTMGR_MISCMODRST_TSCOLD_MSB   9

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_TSCOLD register field.

#define ALT_RSTMGR_MISCMODRST_TSCOLD_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_TSCOLD register field.

#define ALT_RSTMGR_MISCMODRST_TSCOLD_SET_MSK   0x00000200

The mask used to set the ALT_RSTMGR_MISCMODRST_TSCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_TSCOLD_CLR_MSK   0xfffffdff

The mask used to clear the ALT_RSTMGR_MISCMODRST_TSCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_TSCOLD_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_TSCOLD register field.

#define ALT_RSTMGR_MISCMODRST_TSCOLD_GET (   value)    (((value) & 0x00000200) >> 9)

Extracts the ALT_RSTMGR_MISCMODRST_TSCOLD field value from a register.

#define ALT_RSTMGR_MISCMODRST_TSCOLD_SET (   value)    (((value) << 9) & 0x00000200)

Produces a ALT_RSTMGR_MISCMODRST_TSCOLD register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_LSB   10

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_CLKMGRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_MSB   10

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_CLKMGRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_CLKMGRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_SET_MSK   0x00000400

The mask used to set the ALT_RSTMGR_MISCMODRST_CLKMGRCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_CLR_MSK   0xfffffbff

The mask used to clear the ALT_RSTMGR_MISCMODRST_CLKMGRCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_CLKMGRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_GET (   value)    (((value) & 0x00000400) >> 10)

Extracts the ALT_RSTMGR_MISCMODRST_CLKMGRCOLD field value from a register.

#define ALT_RSTMGR_MISCMODRST_CLKMGRCOLD_SET (   value)    (((value) << 10) & 0x00000400)

Produces a ALT_RSTMGR_MISCMODRST_CLKMGRCOLD register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_SCANMGR_LSB   11

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_SCANMGR register field.

#define ALT_RSTMGR_MISCMODRST_SCANMGR_MSB   11

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_SCANMGR register field.

#define ALT_RSTMGR_MISCMODRST_SCANMGR_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_SCANMGR register field.

#define ALT_RSTMGR_MISCMODRST_SCANMGR_SET_MSK   0x00000800

The mask used to set the ALT_RSTMGR_MISCMODRST_SCANMGR register field value.

#define ALT_RSTMGR_MISCMODRST_SCANMGR_CLR_MSK   0xfffff7ff

The mask used to clear the ALT_RSTMGR_MISCMODRST_SCANMGR register field value.

#define ALT_RSTMGR_MISCMODRST_SCANMGR_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_SCANMGR register field.

#define ALT_RSTMGR_MISCMODRST_SCANMGR_GET (   value)    (((value) & 0x00000800) >> 11)

Extracts the ALT_RSTMGR_MISCMODRST_SCANMGR field value from a register.

#define ALT_RSTMGR_MISCMODRST_SCANMGR_SET (   value)    (((value) << 11) & 0x00000800)

Produces a ALT_RSTMGR_MISCMODRST_SCANMGR register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_LSB   12

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_FRZCTLCOLD register field.

#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_MSB   12

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_FRZCTLCOLD register field.

#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_FRZCTLCOLD register field.

#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_SET_MSK   0x00001000

The mask used to set the ALT_RSTMGR_MISCMODRST_FRZCTLCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_CLR_MSK   0xffffefff

The mask used to clear the ALT_RSTMGR_MISCMODRST_FRZCTLCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_FRZCTLCOLD register field.

#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_GET (   value)    (((value) & 0x00001000) >> 12)

Extracts the ALT_RSTMGR_MISCMODRST_FRZCTLCOLD field value from a register.

#define ALT_RSTMGR_MISCMODRST_FRZCTLCOLD_SET (   value)    (((value) << 12) & 0x00001000)

Produces a ALT_RSTMGR_MISCMODRST_FRZCTLCOLD register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_SYSDBG_LSB   13

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_SYSDBG register field.

#define ALT_RSTMGR_MISCMODRST_SYSDBG_MSB   13

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_SYSDBG register field.

#define ALT_RSTMGR_MISCMODRST_SYSDBG_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_SYSDBG register field.

#define ALT_RSTMGR_MISCMODRST_SYSDBG_SET_MSK   0x00002000

The mask used to set the ALT_RSTMGR_MISCMODRST_SYSDBG register field value.

#define ALT_RSTMGR_MISCMODRST_SYSDBG_CLR_MSK   0xffffdfff

The mask used to clear the ALT_RSTMGR_MISCMODRST_SYSDBG register field value.

#define ALT_RSTMGR_MISCMODRST_SYSDBG_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_SYSDBG register field.

#define ALT_RSTMGR_MISCMODRST_SYSDBG_GET (   value)    (((value) & 0x00002000) >> 13)

Extracts the ALT_RSTMGR_MISCMODRST_SYSDBG field value from a register.

#define ALT_RSTMGR_MISCMODRST_SYSDBG_SET (   value)    (((value) << 13) & 0x00002000)

Produces a ALT_RSTMGR_MISCMODRST_SYSDBG register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_DBG_LSB   14

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_DBG register field.

#define ALT_RSTMGR_MISCMODRST_DBG_MSB   14

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_DBG register field.

#define ALT_RSTMGR_MISCMODRST_DBG_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_DBG register field.

#define ALT_RSTMGR_MISCMODRST_DBG_SET_MSK   0x00004000

The mask used to set the ALT_RSTMGR_MISCMODRST_DBG register field value.

#define ALT_RSTMGR_MISCMODRST_DBG_CLR_MSK   0xffffbfff

The mask used to clear the ALT_RSTMGR_MISCMODRST_DBG register field value.

#define ALT_RSTMGR_MISCMODRST_DBG_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_DBG register field.

#define ALT_RSTMGR_MISCMODRST_DBG_GET (   value)    (((value) & 0x00004000) >> 14)

Extracts the ALT_RSTMGR_MISCMODRST_DBG field value from a register.

#define ALT_RSTMGR_MISCMODRST_DBG_SET (   value)    (((value) << 14) & 0x00004000)

Produces a ALT_RSTMGR_MISCMODRST_DBG register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_TAPCOLD_LSB   15

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_TAPCOLD register field.

#define ALT_RSTMGR_MISCMODRST_TAPCOLD_MSB   15

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_TAPCOLD register field.

#define ALT_RSTMGR_MISCMODRST_TAPCOLD_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_TAPCOLD register field.

#define ALT_RSTMGR_MISCMODRST_TAPCOLD_SET_MSK   0x00008000

The mask used to set the ALT_RSTMGR_MISCMODRST_TAPCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_TAPCOLD_CLR_MSK   0xffff7fff

The mask used to clear the ALT_RSTMGR_MISCMODRST_TAPCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_TAPCOLD_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_TAPCOLD register field.

#define ALT_RSTMGR_MISCMODRST_TAPCOLD_GET (   value)    (((value) & 0x00008000) >> 15)

Extracts the ALT_RSTMGR_MISCMODRST_TAPCOLD field value from a register.

#define ALT_RSTMGR_MISCMODRST_TAPCOLD_SET (   value)    (((value) << 15) & 0x00008000)

Produces a ALT_RSTMGR_MISCMODRST_TAPCOLD register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_SDRCOLD_LSB   16

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MISCMODRST_SDRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_SDRCOLD_MSB   16

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MISCMODRST_SDRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_SDRCOLD_WIDTH   1

The width in bits of the ALT_RSTMGR_MISCMODRST_SDRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_SDRCOLD_SET_MSK   0x00010000

The mask used to set the ALT_RSTMGR_MISCMODRST_SDRCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_SDRCOLD_CLR_MSK   0xfffeffff

The mask used to clear the ALT_RSTMGR_MISCMODRST_SDRCOLD register field value.

#define ALT_RSTMGR_MISCMODRST_SDRCOLD_RESET   0x0

The reset value of the ALT_RSTMGR_MISCMODRST_SDRCOLD register field.

#define ALT_RSTMGR_MISCMODRST_SDRCOLD_GET (   value)    (((value) & 0x00010000) >> 16)

Extracts the ALT_RSTMGR_MISCMODRST_SDRCOLD field value from a register.

#define ALT_RSTMGR_MISCMODRST_SDRCOLD_SET (   value)    (((value) << 16) & 0x00010000)

Produces a ALT_RSTMGR_MISCMODRST_SDRCOLD register field value suitable for setting the register.

#define ALT_RSTMGR_MISCMODRST_OFST   0x20

The byte offset of the ALT_RSTMGR_MISCMODRST register from the beginning of the component.

Typedef Documentation

The typedef declaration for register ALT_RSTMGR_MISCMODRST.