Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : GPIO/LoanIO 63 Input Mux Selection Register - GPLINMUX63

Description

Some GPIO/LoanIO inputs can be driven by multiple pins. This register selects the input signal for GPIO/LoanIO 63.

Only reset by a cold reset (ignores warm reset).

NOTE: These registers should not be modified after IO configuration.There is no support for dynamically changing the Pin Mux selections.

Register Layout

Bits Access Reset Description
[0] RW 0x0 GPIO/Loan IO63Input Mux Selection Field
[31:1] ??? 0x0 UNDEFINED

Field : GPIO/Loan IO63Input Mux Selection Field - sel

Select source for GPIO/LoanIO 63.

0 : Source for GPIO/LoanIO 63 is GENERALIO15.

1 : Source for GPIO/LoanIO 63 is GENERALIO24.

Field Access Macros:

#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_LSB   0
 
#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_MSB   0
 
#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_WIDTH   1
 
#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_SET_MSK   0x00000001
 
#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_CLR_MSK   0xfffffffe
 
#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_RESET   0x0
 
#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_GET(value)   (((value) & 0x00000001) >> 0)
 
#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_SET(value)   (((value) << 0) & 0x00000001)
 

Data Structures

struct  ALT_SYSMGR_PINMUX_GPLINMUX63_s
 

Macros

#define ALT_SYSMGR_PINMUX_GPLINMUX63_OFST   0x1b4
 

Typedefs

typedef struct
ALT_SYSMGR_PINMUX_GPLINMUX63_s 
ALT_SYSMGR_PINMUX_GPLINMUX63_t
 

Data Structure Documentation

struct ALT_SYSMGR_PINMUX_GPLINMUX63_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_SYSMGR_PINMUX_GPLINMUX63.

Data Fields
uint32_t sel: 1 GPIO/Loan IO63Input Mux Selection Field
uint32_t __pad0__: 31 UNDEFINED

Macro Definitions

#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_LSB   0

The Least Significant Bit (LSB) position of the ALT_SYSMGR_PINMUX_GPLINMUX63_SEL register field.

#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_MSB   0

The Most Significant Bit (MSB) position of the ALT_SYSMGR_PINMUX_GPLINMUX63_SEL register field.

#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_WIDTH   1

The width in bits of the ALT_SYSMGR_PINMUX_GPLINMUX63_SEL register field.

#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_SET_MSK   0x00000001

The mask used to set the ALT_SYSMGR_PINMUX_GPLINMUX63_SEL register field value.

#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_CLR_MSK   0xfffffffe

The mask used to clear the ALT_SYSMGR_PINMUX_GPLINMUX63_SEL register field value.

#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_RESET   0x0

The reset value of the ALT_SYSMGR_PINMUX_GPLINMUX63_SEL register field.

#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_GET (   value)    (((value) & 0x00000001) >> 0)

Extracts the ALT_SYSMGR_PINMUX_GPLINMUX63_SEL field value from a register.

#define ALT_SYSMGR_PINMUX_GPLINMUX63_SEL_SET (   value)    (((value) << 0) & 0x00000001)

Produces a ALT_SYSMGR_PINMUX_GPLINMUX63_SEL register field value suitable for setting the register.

#define ALT_SYSMGR_PINMUX_GPLINMUX63_OFST   0x1b4

The byte offset of the ALT_SYSMGR_PINMUX_GPLINMUX63 register from the beginning of the component.

Typedef Documentation