Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : MPU Warm Mask Register - mpuwarmmask

Description

The MPUWARMMASK register is used by software to mask the assertion of module reset signals for hardware sequenced warm resets. There is a writeable bit for each module reset signal that is asserted by default on a hardware sequenced warm reset. If the bit is 1, the module reset signal is asserted by a hardware sequenced warm reset. If the bit is 0, the module reset signal is not changed by a hardware sequenced warm reset. The bit assignments of the *WARMMASK registers match the corresponding *MODRST registers. Any module reset signals that are never asserted by a warm reset have reserved bit offsets and are tied to 0 (read as 0, writes are ignored).

All fields are only reset by a cold reset.

Register Layout

Bits Access Reset Description
[0] RW 0x1 Watchdogs
[31:1] ??? 0xf UNDEFINED

Field : Watchdogs - wds

Masks hardware sequenced warm reset for both per-CPU Watchdog Reset Status registers in MPU

Field Access Macros:

#define ALT_RSTMGR_MPUWARMMSK_WDS_LSB   0
 
#define ALT_RSTMGR_MPUWARMMSK_WDS_MSB   0
 
#define ALT_RSTMGR_MPUWARMMSK_WDS_WIDTH   1
 
#define ALT_RSTMGR_MPUWARMMSK_WDS_SET_MSK   0x00000001
 
#define ALT_RSTMGR_MPUWARMMSK_WDS_CLR_MSK   0xfffffffe
 
#define ALT_RSTMGR_MPUWARMMSK_WDS_RESET   0x1
 
#define ALT_RSTMGR_MPUWARMMSK_WDS_GET(value)   (((value) & 0x00000001) >> 0)
 
#define ALT_RSTMGR_MPUWARMMSK_WDS_SET(value)   (((value) << 0) & 0x00000001)
 

Data Structures

struct  ALT_RSTMGR_MPUWARMMSK_s
 

Macros

#define ALT_RSTMGR_MPUWARMMSK_RESET   0x0000001f
 
#define ALT_RSTMGR_MPUWARMMSK_OFST   0x40
 

Typedefs

typedef struct
ALT_RSTMGR_MPUWARMMSK_s 
ALT_RSTMGR_MPUWARMMSK_t
 

Data Structure Documentation

struct ALT_RSTMGR_MPUWARMMSK_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_RSTMGR_MPUWARMMSK.

Data Fields
uint32_t wds: 1 Watchdogs
uint32_t __pad0__: 31 UNDEFINED

Macro Definitions

#define ALT_RSTMGR_MPUWARMMSK_WDS_LSB   0

The Least Significant Bit (LSB) position of the ALT_RSTMGR_MPUWARMMSK_WDS register field.

#define ALT_RSTMGR_MPUWARMMSK_WDS_MSB   0

The Most Significant Bit (MSB) position of the ALT_RSTMGR_MPUWARMMSK_WDS register field.

#define ALT_RSTMGR_MPUWARMMSK_WDS_WIDTH   1

The width in bits of the ALT_RSTMGR_MPUWARMMSK_WDS register field.

#define ALT_RSTMGR_MPUWARMMSK_WDS_SET_MSK   0x00000001

The mask used to set the ALT_RSTMGR_MPUWARMMSK_WDS register field value.

#define ALT_RSTMGR_MPUWARMMSK_WDS_CLR_MSK   0xfffffffe

The mask used to clear the ALT_RSTMGR_MPUWARMMSK_WDS register field value.

#define ALT_RSTMGR_MPUWARMMSK_WDS_RESET   0x1

The reset value of the ALT_RSTMGR_MPUWARMMSK_WDS register field.

#define ALT_RSTMGR_MPUWARMMSK_WDS_GET (   value)    (((value) & 0x00000001) >> 0)

Extracts the ALT_RSTMGR_MPUWARMMSK_WDS field value from a register.

#define ALT_RSTMGR_MPUWARMMSK_WDS_SET (   value)    (((value) << 0) & 0x00000001)

Produces a ALT_RSTMGR_MPUWARMMSK_WDS register field value suitable for setting the register.

#define ALT_RSTMGR_MPUWARMMSK_RESET   0x0000001f

The reset value of the ALT_RSTMGR_MPUWARMMSK register.

#define ALT_RSTMGR_MPUWARMMSK_OFST   0x40

The byte offset of the ALT_RSTMGR_MPUWARMMSK register from the beginning of the component.

Typedef Documentation

The typedef declaration for register ALT_RSTMGR_MPUWARMMSK.