Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : Select source for RGMII0 signals (HPS Pins or FPGA Interface) - RGMII0USEFPGA

Description

Selection between HPS Pins and FPGA Interface for RGMII0 signals.

Only reset by a cold reset (ignores warm reset).

NOTE: These registers should not be modified after IO configuration.There is no support for dynamically changing the Pin Mux selections.

Register Layout

Bits Access Reset Description
[0] RW 0x0 Selection for RGMII0 signals
[31:1] ??? 0x0 UNDEFINED

Field : Selection for RGMII0 signals - sel

Select connection for RGMII0.

0 : RGMII0 uses HPS Pins.

1 : RGMII0 uses the FPGA Inteface.

Field Access Macros:

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_LSB   0
 
#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_MSB   0
 
#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_WIDTH   1
 
#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_SET_MSK   0x00000001
 
#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_CLR_MSK   0xfffffffe
 
#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_RESET   0x0
 
#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_GET(value)   (((value) & 0x00000001) >> 0)
 
#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_SET(value)   (((value) << 0) & 0x00000001)
 

Data Structures

struct  ALT_SYSMGR_PINMUX_RGMII0USEFPGA_s
 

Macros

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_OFST   0x314
 

Typedefs

typedef struct
ALT_SYSMGR_PINMUX_RGMII0USEFPGA_s 
ALT_SYSMGR_PINMUX_RGMII0USEFPGA_t
 

Data Structure Documentation

struct ALT_SYSMGR_PINMUX_RGMII0USEFPGA_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_SYSMGR_PINMUX_RGMII0USEFPGA.

Data Fields
uint32_t sel: 1 Selection for RGMII0 signals
uint32_t __pad0__: 31 UNDEFINED

Macro Definitions

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_LSB   0

The Least Significant Bit (LSB) position of the ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL register field.

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_MSB   0

The Most Significant Bit (MSB) position of the ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL register field.

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_WIDTH   1

The width in bits of the ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL register field.

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_SET_MSK   0x00000001

The mask used to set the ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL register field value.

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_CLR_MSK   0xfffffffe

The mask used to clear the ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL register field value.

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_RESET   0x0

The reset value of the ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL register field.

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_GET (   value)    (((value) & 0x00000001) >> 0)

Extracts the ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL field value from a register.

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL_SET (   value)    (((value) << 0) & 0x00000001)

Produces a ALT_SYSMGR_PINMUX_RGMII0USEFPGA_SEL register field value suitable for setting the register.

#define ALT_SYSMGR_PINMUX_RGMII0USEFPGA_OFST   0x314

The byte offset of the ALT_SYSMGR_PINMUX_RGMII0USEFPGA register from the beginning of the component.

Typedef Documentation