Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
Register : fpga2soc_ctrl

Description

Register Layout

Bits Access Reset Description
[0] RW 0x0 ALT_SYSMGR_F2H_CTL_ALLOW_SECURE
[31:1] ??? Unknown UNDEFINED

Field : allow_secure

0 - All Transactions from FPGA2SOC is converted to be Non-Secure

1 - Both Secure and Non-Secure Transactions is allowed by FPGA2SOC.

Field Access Macros:

#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_LSB   0
 
#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_MSB   0
 
#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_WIDTH   1
 
#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_SET_MSK   0x00000001
 
#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_CLR_MSK   0xfffffffe
 
#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_RESET   0x0
 
#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_GET(value)   (((value) & 0x00000001) >> 0)
 
#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_SET(value)   (((value) << 0) & 0x00000001)
 

Data Structures

struct  ALT_SYSMGR_F2H_CTL_s
 

Macros

#define ALT_SYSMGR_F2H_CTL_RESET   0x00000000
 
#define ALT_SYSMGR_F2H_CTL_OFST   0xd8
 

Typedefs

typedef struct ALT_SYSMGR_F2H_CTL_s ALT_SYSMGR_F2H_CTL_t
 

Data Structure Documentation

struct ALT_SYSMGR_F2H_CTL_s

WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and alt_read_word() and alt_write_word() functions.

The struct declaration for register ALT_SYSMGR_F2H_CTL.

Data Fields
uint32_t allow_secure: 1 ALT_SYSMGR_F2H_CTL_ALLOW_SECURE
uint32_t __pad0__: 31 UNDEFINED

Macro Definitions

#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_LSB   0

The Least Significant Bit (LSB) position of the ALT_SYSMGR_F2H_CTL_ALLOW_SECURE register field.

#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_MSB   0

The Most Significant Bit (MSB) position of the ALT_SYSMGR_F2H_CTL_ALLOW_SECURE register field.

#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_WIDTH   1

The width in bits of the ALT_SYSMGR_F2H_CTL_ALLOW_SECURE register field.

#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_SET_MSK   0x00000001

The mask used to set the ALT_SYSMGR_F2H_CTL_ALLOW_SECURE register field value.

#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_CLR_MSK   0xfffffffe

The mask used to clear the ALT_SYSMGR_F2H_CTL_ALLOW_SECURE register field value.

#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_RESET   0x0

The reset value of the ALT_SYSMGR_F2H_CTL_ALLOW_SECURE register field.

#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_GET (   value)    (((value) & 0x00000001) >> 0)

Extracts the ALT_SYSMGR_F2H_CTL_ALLOW_SECURE field value from a register.

#define ALT_SYSMGR_F2H_CTL_ALLOW_SECURE_SET (   value)    (((value) << 0) & 0x00000001)

Produces a ALT_SYSMGR_F2H_CTL_ALLOW_SECURE register field value suitable for setting the register.

#define ALT_SYSMGR_F2H_CTL_RESET   0x00000000

The reset value of the ALT_SYSMGR_F2H_CTL register.

#define ALT_SYSMGR_F2H_CTL_OFST   0xd8

The byte offset of the ALT_SYSMGR_F2H_CTL register from the beginning of the component.

Typedef Documentation

The typedef declaration for register ALT_SYSMGR_F2H_CTL.