Altera SoCAL  16.0
The Altera SoC Abstraction Layer (SoCAL) API Reference Manual
 All Data Structures Variables Typedefs Groups
alt_noc_mpu_emac0.h
1 /***********************************************************************************
2 * *
3 * Copyright 2013-2015 Altera Corporation. All Rights Reserved. *
4 * *
5 * Redistribution and use in source and binary forms, with or without *
6 * modification, are permitted provided that the following conditions are met: *
7 * *
8 * 1. Redistributions of source code must retain the above copyright notice, *
9 * this list of conditions and the following disclaimer. *
10 * *
11 * 2. Redistributions in binary form must reproduce the above copyright notice, *
12 * this list of conditions and the following disclaimer in the documentation *
13 * and/or other materials provided with the distribution. *
14 * *
15 * 3. Neither the name of the copyright holder nor the names of its contributors *
16 * may be used to endorse or promote products derived from this software without *
17 * specific prior written permission. *
18 * *
19 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" *
20 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE *
21 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE *
22 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE *
23 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR *
24 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF *
25 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS *
26 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN *
27 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) *
28 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE *
29 * POSSIBILITY OF SUCH DAMAGE. *
30 * *
31 ***********************************************************************************/
32 
35 #ifndef __ALT_SOCAL_NOC_MPU_EMAC0_H__
36 #define __ALT_SOCAL_NOC_MPU_EMAC0_H__
37 
38 #ifndef __ASSEMBLY__
39 #ifdef __cplusplus
40 #include <cstdint>
41 extern "C"
42 {
43 #else /* __cplusplus */
44 #include <stdint.h>
45 #endif /* __cplusplus */
46 #endif /* __ASSEMBLY__ */
47 
72 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_TYPEID_LSB 0
73 
74 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_TYPEID_MSB 7
75 
76 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_TYPEID_WIDTH 8
77 
78 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_TYPEID_SET_MSK 0x000000ff
79 
80 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_TYPEID_CLR_MSK 0xffffff00
81 
82 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_TYPEID_RESET 0x4
83 
84 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_TYPEID_GET(value) (((value) & 0x000000ff) >> 0)
85 
86 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_TYPEID_SET(value) (((value) << 0) & 0x000000ff)
87 
97 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_CHECKSUM_LSB 8
98 
99 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_CHECKSUM_MSB 31
100 
101 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_CHECKSUM_WIDTH 24
102 
103 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_CHECKSUM_SET_MSK 0xffffff00
104 
105 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_CHECKSUM_CLR_MSK 0x000000ff
106 
107 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_CHECKSUM_RESET 0x7d4821
108 
109 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_CHECKSUM_GET(value) (((value) & 0xffffff00) >> 8)
110 
111 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_CHECKSUM_SET(value) (((value) << 8) & 0xffffff00)
112 
113 #ifndef __ASSEMBLY__
114 
125 {
126  const uint32_t CORETYPEID : 8;
127  const uint32_t CORECHECKSUM : 24;
128 };
129 
132 #endif /* __ASSEMBLY__ */
133 
135 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_RESET 0x7d482104
136 
137 #define ALT_NOC_MPU_EMAC0_M_QOS_COREID_OFST 0x0
138 
159 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_UID_LSB 0
160 
161 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_UID_MSB 7
162 
163 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_UID_WIDTH 8
164 
165 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_UID_SET_MSK 0x000000ff
166 
167 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_UID_CLR_MSK 0xffffff00
168 
169 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_UID_RESET 0x0
170 
171 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_UID_GET(value) (((value) & 0x000000ff) >> 0)
172 
173 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_UID_SET(value) (((value) << 0) & 0x000000ff)
174 
185 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_FLEXNOCID_LSB 8
186 
187 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_FLEXNOCID_MSB 31
188 
189 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_FLEXNOCID_WIDTH 24
190 
191 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_FLEXNOCID_SET_MSK 0xffffff00
192 
193 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_FLEXNOCID_CLR_MSK 0x000000ff
194 
195 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_FLEXNOCID_RESET 0x129ff
196 
197 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_FLEXNOCID_GET(value) (((value) & 0xffffff00) >> 8)
198 
199 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_FLEXNOCID_SET(value) (((value) << 8) & 0xffffff00)
200 
201 #ifndef __ASSEMBLY__
202 
213 {
214  const uint32_t USERID : 8;
215  const uint32_t FLEXNOCID : 24;
216 };
217 
220 #endif /* __ASSEMBLY__ */
221 
223 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_RESET 0x0129ff00
224 
225 #define ALT_NOC_MPU_EMAC0_M_QOS_REVID_OFST 0x4
226 
255 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P0_LSB 0
256 
257 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P0_MSB 1
258 
259 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P0_WIDTH 2
260 
261 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P0_SET_MSK 0x00000003
262 
263 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P0_CLR_MSK 0xfffffffc
264 
265 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P0_RESET 0x0
266 
267 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P0_GET(value) (((value) & 0x00000003) >> 0)
268 
269 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P0_SET(value) (((value) << 0) & 0x00000003)
270 
283 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P1_LSB 8
284 
285 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P1_MSB 9
286 
287 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P1_WIDTH 2
288 
289 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P1_SET_MSK 0x00000300
290 
291 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P1_CLR_MSK 0xfffffcff
292 
293 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P1_RESET 0x1
294 
295 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P1_GET(value) (((value) & 0x00000300) >> 8)
296 
297 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_P1_SET(value) (((value) << 8) & 0x00000300)
298 
308 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_MARK_LSB 31
309 
310 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_MARK_MSB 31
311 
312 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_MARK_WIDTH 1
313 
314 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_MARK_SET_MSK 0x80000000
315 
316 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_MARK_CLR_MSK 0x7fffffff
317 
318 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_MARK_RESET 0x1
319 
320 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_MARK_GET(value) (((value) & 0x80000000) >> 31)
321 
322 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_MARK_SET(value) (((value) << 31) & 0x80000000)
323 
324 #ifndef __ASSEMBLY__
325 
336 {
337  uint32_t P0 : 2;
338  uint32_t : 6;
339  uint32_t P1 : 2;
340  uint32_t : 21;
341  const uint32_t MARK : 1;
342 };
343 
346 #endif /* __ASSEMBLY__ */
347 
349 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_RESET 0x80000100
350 
351 #define ALT_NOC_MPU_EMAC0_M_QOS_PRI_OFST 0x8
352 
377 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_MOD_LSB 0
378 
379 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_MOD_MSB 1
380 
381 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_MOD_WIDTH 2
382 
383 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_MOD_SET_MSK 0x00000003
384 
385 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_MOD_CLR_MSK 0xfffffffc
386 
387 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_MOD_RESET 0x3
388 
389 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_MOD_GET(value) (((value) & 0x00000003) >> 0)
390 
391 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_MOD_SET(value) (((value) << 0) & 0x00000003)
392 
393 #ifndef __ASSEMBLY__
394 
405 {
406  uint32_t MODE : 2;
407  uint32_t : 30;
408 };
409 
412 #endif /* __ASSEMBLY__ */
413 
415 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_RESET 0x00000003
416 
417 #define ALT_NOC_MPU_EMAC0_M_QOS_MOD_OFST 0xc
418 
442 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_BANDWIDTH_LSB 0
443 
444 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_BANDWIDTH_MSB 10
445 
446 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_BANDWIDTH_WIDTH 11
447 
448 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_BANDWIDTH_SET_MSK 0x000007ff
449 
450 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_BANDWIDTH_CLR_MSK 0xfffff800
451 
452 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_BANDWIDTH_RESET 0x100
453 
454 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_BANDWIDTH_GET(value) (((value) & 0x000007ff) >> 0)
455 
456 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_BANDWIDTH_SET(value) (((value) << 0) & 0x000007ff)
457 
458 #ifndef __ASSEMBLY__
459 
470 {
471  uint32_t BANDWIDTH : 11;
472  uint32_t : 21;
473 };
474 
477 #endif /* __ASSEMBLY__ */
478 
480 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_RESET 0x00000100
481 
482 #define ALT_NOC_MPU_EMAC0_M_QOS_BWDTH_OFST 0x10
483 
508 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_SATURATION_LSB 0
509 
510 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_SATURATION_MSB 9
511 
512 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_SATURATION_WIDTH 10
513 
514 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_SATURATION_SET_MSK 0x000003ff
515 
516 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_SATURATION_CLR_MSK 0xfffffc00
517 
518 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_SATURATION_RESET 0x4
519 
520 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_SATURATION_GET(value) (((value) & 0x000003ff) >> 0)
521 
522 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_SATURATION_SET(value) (((value) << 0) & 0x000003ff)
523 
524 #ifndef __ASSEMBLY__
525 
536 {
537  uint32_t SATURATION : 10;
538  uint32_t : 22;
539 };
540 
543 #endif /* __ASSEMBLY__ */
544 
546 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_RESET 0x00000004
547 
548 #define ALT_NOC_MPU_EMAC0_M_QOS_SAT_OFST 0x14
549 
574 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_SOCKETQOSEN_LSB 0
575 
576 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_SOCKETQOSEN_MSB 0
577 
578 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_SOCKETQOSEN_WIDTH 1
579 
580 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_SOCKETQOSEN_SET_MSK 0x00000001
581 
582 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_SOCKETQOSEN_CLR_MSK 0xfffffffe
583 
584 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_SOCKETQOSEN_RESET 0x0
585 
586 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_SOCKETQOSEN_GET(value) (((value) & 0x00000001) >> 0)
587 
588 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_SOCKETQOSEN_SET(value) (((value) << 0) & 0x00000001)
589 
599 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_EXTTHREN_LSB 1
600 
601 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_EXTTHREN_MSB 1
602 
603 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_EXTTHREN_WIDTH 1
604 
605 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_EXTTHREN_SET_MSK 0x00000002
606 
607 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_EXTTHREN_CLR_MSK 0xfffffffd
608 
609 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_EXTTHREN_RESET 0x0
610 
611 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_EXTTHREN_GET(value) (((value) & 0x00000002) >> 1)
612 
613 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_EXTTHREN_SET(value) (((value) << 1) & 0x00000002)
614 
624 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_INTCLKEN_LSB 2
625 
626 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_INTCLKEN_MSB 2
627 
628 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_INTCLKEN_WIDTH 1
629 
630 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_INTCLKEN_SET_MSK 0x00000004
631 
632 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_INTCLKEN_CLR_MSK 0xfffffffb
633 
634 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_INTCLKEN_RESET 0x0
635 
636 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_INTCLKEN_GET(value) (((value) & 0x00000004) >> 2)
637 
638 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_INTCLKEN_SET(value) (((value) << 2) & 0x00000004)
639 
640 #ifndef __ASSEMBLY__
641 
652 {
653  uint32_t SOCKETQOSEN : 1;
654  uint32_t EXTTHREN : 1;
655  uint32_t INTCLKEN : 1;
656  uint32_t : 29;
657 };
658 
661 #endif /* __ASSEMBLY__ */
662 
664 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_RESET 0x00000000
665 
666 #define ALT_NOC_MPU_EMAC0_M_QOS_EXTCTL_OFST 0x18
667 
668 #ifndef __ASSEMBLY__
669 
680 {
688  volatile uint32_t _pad_0x1c_0x80[25];
689 };
690 
695 {
703  volatile uint32_t _pad_0x1c_0x80[25];
704 };
705 
708 #endif /* __ASSEMBLY__ */
709 
735 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_TYPEID_LSB 0
736 
737 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_TYPEID_MSB 7
738 
739 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_TYPEID_WIDTH 8
740 
741 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_TYPEID_SET_MSK 0x000000ff
742 
743 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_TYPEID_CLR_MSK 0xffffff00
744 
745 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_TYPEID_RESET 0x9
746 
747 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_TYPEID_GET(value) (((value) & 0x000000ff) >> 0)
748 
749 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_TYPEID_SET(value) (((value) << 0) & 0x000000ff)
750 
760 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_CHECKSUM_LSB 8
761 
762 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_CHECKSUM_MSB 31
763 
764 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_CHECKSUM_WIDTH 24
765 
766 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_CHECKSUM_SET_MSK 0xffffff00
767 
768 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_CHECKSUM_CLR_MSK 0x000000ff
769 
770 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_CHECKSUM_RESET 0xc284d3
771 
772 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_CHECKSUM_GET(value) (((value) & 0xffffff00) >> 8)
773 
774 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_CHECKSUM_SET(value) (((value) << 8) & 0xffffff00)
775 
776 #ifndef __ASSEMBLY__
777 
788 {
789  const uint32_t CORETYPEID : 8;
790  const uint32_t CORECHECKSUM : 24;
791 };
792 
795 #endif /* __ASSEMBLY__ */
796 
798 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_RESET 0xc284d309
799 
800 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_COREID_OFST 0x0
801 
822 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_UID_LSB 0
823 
824 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_UID_MSB 7
825 
826 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_UID_WIDTH 8
827 
828 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_UID_SET_MSK 0x000000ff
829 
830 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_UID_CLR_MSK 0xffffff00
831 
832 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_UID_RESET 0x0
833 
834 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_UID_GET(value) (((value) & 0x000000ff) >> 0)
835 
836 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_UID_SET(value) (((value) << 0) & 0x000000ff)
837 
848 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_FLEXNOCID_LSB 8
849 
850 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_FLEXNOCID_MSB 31
851 
852 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_FLEXNOCID_WIDTH 24
853 
854 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_FLEXNOCID_SET_MSK 0xffffff00
855 
856 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_FLEXNOCID_CLR_MSK 0x000000ff
857 
858 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_FLEXNOCID_RESET 0x129ff
859 
860 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_FLEXNOCID_GET(value) (((value) & 0xffffff00) >> 8)
861 
862 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_FLEXNOCID_SET(value) (((value) << 8) & 0xffffff00)
863 
864 #ifndef __ASSEMBLY__
865 
876 {
877  const uint32_t USERID : 8;
878  const uint32_t FLEXNOCID : 24;
879 };
880 
883 #endif /* __ASSEMBLY__ */
884 
886 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_RESET 0x0129ff00
887 
888 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_REVID_OFST 0x4
889 
912 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_MOD_LSB 0
913 
914 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_MOD_MSB 0
915 
916 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_MOD_WIDTH 1
917 
918 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_MOD_SET_MSK 0x00000001
919 
920 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_MOD_CLR_MSK 0xfffffffe
921 
922 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_MOD_RESET 0x0
923 
924 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_MOD_GET(value) (((value) & 0x00000001) >> 0)
925 
926 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_MOD_SET(value) (((value) << 0) & 0x00000001)
927 
928 #ifndef __ASSEMBLY__
929 
940 {
941  uint32_t MODE : 1;
942  uint32_t : 31;
943 };
944 
947 #endif /* __ASSEMBLY__ */
948 
950 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_RESET 0x00000000
951 
952 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_MOD_OFST 0x8
953 
974 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_ADDRBASE_LOW_LSB 0
975 
976 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_ADDRBASE_LOW_MSB 31
977 
978 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_ADDRBASE_LOW_WIDTH 32
979 
980 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_ADDRBASE_LOW_SET_MSK 0xffffffff
981 
982 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_ADDRBASE_LOW_CLR_MSK 0x00000000
983 
984 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_ADDRBASE_LOW_RESET 0x0
985 
986 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_ADDRBASE_LOW_GET(value) (((value) & 0xffffffff) >> 0)
987 
988 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_ADDRBASE_LOW_SET(value) (((value) << 0) & 0xffffffff)
989 
990 #ifndef __ASSEMBLY__
991 
1002 {
1003  uint32_t ADDRBASE_LOW : 32;
1004 };
1005 
1008 #endif /* __ASSEMBLY__ */
1009 
1011 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_RESET 0x00000000
1012 
1013 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_LOW_OFST 0xc
1014 
1036 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_ADDRBASE_HIGH_LSB 0
1037 
1038 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_ADDRBASE_HIGH_MSB 0
1039 
1040 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_ADDRBASE_HIGH_WIDTH 1
1041 
1042 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_ADDRBASE_HIGH_SET_MSK 0x00000001
1043 
1044 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_ADDRBASE_HIGH_CLR_MSK 0xfffffffe
1045 
1046 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_ADDRBASE_HIGH_RESET 0x0
1047 
1048 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_ADDRBASE_HIGH_GET(value) (((value) & 0x00000001) >> 0)
1049 
1050 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_ADDRBASE_HIGH_SET(value) (((value) << 0) & 0x00000001)
1051 
1052 #ifndef __ASSEMBLY__
1053 
1064 {
1065  uint32_t ADDRBASE_HIGH : 1;
1066  uint32_t : 31;
1067 };
1068 
1071 #endif /* __ASSEMBLY__ */
1072 
1074 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_RESET 0x00000000
1075 
1076 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRBASE_HIGH_OFST 0x10
1077 
1101 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_ADDRWINDOWSIZE_LSB 0
1102 
1103 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_ADDRWINDOWSIZE_MSB 5
1104 
1105 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_ADDRWINDOWSIZE_WIDTH 6
1106 
1107 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_ADDRWINDOWSIZE_SET_MSK 0x0000003f
1108 
1109 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_ADDRWINDOWSIZE_CLR_MSK 0xffffffc0
1110 
1111 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_ADDRWINDOWSIZE_RESET 0x0
1112 
1113 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_ADDRWINDOWSIZE_GET(value) (((value) & 0x0000003f) >> 0)
1114 
1115 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_ADDRWINDOWSIZE_SET(value) (((value) << 0) & 0x0000003f)
1116 
1117 #ifndef __ASSEMBLY__
1118 
1129 {
1130  uint32_t ADDRWINDOWSIZE : 6;
1131  uint32_t : 26;
1132 };
1133 
1136 #endif /* __ASSEMBLY__ */
1137 
1139 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_RESET 0x00000000
1140 
1141 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_ADDRWINDOWSIZE_OFST 0x14
1142 
1167 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_RDEN_LSB 0
1168 
1169 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_RDEN_MSB 0
1170 
1171 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_RDEN_WIDTH 1
1172 
1173 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_RDEN_SET_MSK 0x00000001
1174 
1175 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_RDEN_CLR_MSK 0xfffffffe
1176 
1177 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_RDEN_RESET 0x0
1178 
1179 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_RDEN_GET(value) (((value) & 0x00000001) >> 0)
1180 
1181 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_RDEN_SET(value) (((value) << 0) & 0x00000001)
1182 
1192 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_WREN_LSB 1
1193 
1194 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_WREN_MSB 1
1195 
1196 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_WREN_WIDTH 1
1197 
1198 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_WREN_SET_MSK 0x00000002
1199 
1200 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_WREN_CLR_MSK 0xfffffffd
1201 
1202 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_WREN_RESET 0x0
1203 
1204 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_WREN_GET(value) (((value) & 0x00000002) >> 1)
1205 
1206 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_WREN_SET(value) (((value) << 1) & 0x00000002)
1207 
1208 #ifndef __ASSEMBLY__
1209 
1220 {
1221  uint32_t RDEN : 1;
1222  uint32_t WREN : 1;
1223  uint32_t : 30;
1224 };
1225 
1228 #endif /* __ASSEMBLY__ */
1229 
1231 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_RESET 0x00000000
1232 
1233 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_OPCODE_OFST 0x20
1234 
1256 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_USERBASE_LSB 0
1257 
1258 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_USERBASE_MSB 10
1259 
1260 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_USERBASE_WIDTH 11
1261 
1262 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_USERBASE_SET_MSK 0x000007ff
1263 
1264 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_USERBASE_CLR_MSK 0xfffff800
1265 
1266 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_USERBASE_RESET 0x0
1267 
1268 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_USERBASE_GET(value) (((value) & 0x000007ff) >> 0)
1269 
1270 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_USERBASE_SET(value) (((value) << 0) & 0x000007ff)
1271 
1272 #ifndef __ASSEMBLY__
1273 
1284 {
1285  uint32_t USERBASE : 11;
1286  uint32_t : 21;
1287 };
1288 
1291 #endif /* __ASSEMBLY__ */
1292 
1294 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_RESET 0x00000000
1295 
1296 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERBASE_OFST 0x24
1297 
1319 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_USERMSK_LSB 0
1320 
1321 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_USERMSK_MSB 10
1322 
1323 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_USERMSK_WIDTH 11
1324 
1325 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_USERMSK_SET_MSK 0x000007ff
1326 
1327 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_USERMSK_CLR_MSK 0xfffff800
1328 
1329 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_USERMSK_RESET 0x0
1330 
1331 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_USERMSK_GET(value) (((value) & 0x000007ff) >> 0)
1332 
1333 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_USERMSK_SET(value) (((value) << 0) & 0x000007ff)
1334 
1335 #ifndef __ASSEMBLY__
1336 
1347 {
1348  uint32_t USERMASK : 11;
1349  uint32_t : 21;
1350 };
1351 
1354 #endif /* __ASSEMBLY__ */
1355 
1357 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_RESET 0x00000000
1358 
1359 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_USERMSK_OFST 0x28
1360 
1382 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_SECURITYBASE_LSB 0
1383 
1384 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_SECURITYBASE_MSB 2
1385 
1386 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_SECURITYBASE_WIDTH 3
1387 
1388 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_SECURITYBASE_SET_MSK 0x00000007
1389 
1390 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_SECURITYBASE_CLR_MSK 0xfffffff8
1391 
1392 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_SECURITYBASE_RESET 0x0
1393 
1394 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_SECURITYBASE_GET(value) (((value) & 0x00000007) >> 0)
1395 
1396 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_SECURITYBASE_SET(value) (((value) << 0) & 0x00000007)
1397 
1398 #ifndef __ASSEMBLY__
1399 
1410 {
1411  uint32_t SECURITYBASE : 3;
1412  uint32_t : 29;
1413 };
1414 
1417 #endif /* __ASSEMBLY__ */
1418 
1420 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_RESET 0x00000000
1421 
1422 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYBASE_OFST 0x2c
1423 
1445 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_SECURITYMSK_LSB 0
1446 
1447 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_SECURITYMSK_MSB 2
1448 
1449 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_SECURITYMSK_WIDTH 3
1450 
1451 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_SECURITYMSK_SET_MSK 0x00000007
1452 
1453 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_SECURITYMSK_CLR_MSK 0xfffffff8
1454 
1455 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_SECURITYMSK_RESET 0x0
1456 
1457 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_SECURITYMSK_GET(value) (((value) & 0x00000007) >> 0)
1458 
1459 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_SECURITYMSK_SET(value) (((value) << 0) & 0x00000007)
1460 
1461 #ifndef __ASSEMBLY__
1462 
1473 {
1474  uint32_t SECURITYMASK : 3;
1475  uint32_t : 29;
1476 };
1477 
1480 #endif /* __ASSEMBLY__ */
1481 
1483 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_RESET 0x00000000
1484 
1485 #define ALT_NOC_MPU_EMAC0_M_XACTSTATFLT_SECURITYMSK_OFST 0x30
1486 
1487 #ifndef __ASSEMBLY__
1488 
1499 {
1506  volatile uint32_t _pad_0x18_0x1f[2];
1512  volatile uint32_t _pad_0x34_0x80[19];
1513 };
1514 
1519 {
1526  volatile uint32_t _pad_0x18_0x1f[2];
1532  volatile uint32_t _pad_0x34_0x80[19];
1533 };
1534 
1537 #endif /* __ASSEMBLY__ */
1538 
1540 #ifdef __cplusplus
1541 }
1542 #endif /* __cplusplus */
1543 #endif /* __ALT_SOCAL_NOC_MPU_EMAC0_H__ */
1544